



# PZ0703EK


## P-Channel Logic Level Enhancement Mode MOSFET

### PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	$I_D^3$
-30V	7mΩ @ $V_{GS} = -10V$	-70A



PDFN 5\*6P



### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		$V_{DS}$	-30	V
Gate-Source Voltage		$V_{GS}$	$\pm 20$	
Continuous Drain Current <sup>3</sup>	$T_C = 25^\circ C$	$I_D$	-70	A
	$T_C = 100^\circ C$		-56	
Pulsed Drain Current <sup>1</sup>		$I_{DM}$	-150	A
Continuous Drain Current	$T_A = 25^\circ C$	$I_D$	-13	
	$T_A = 70^\circ C$		-10	
Avalanche Current		$I_{AS}$	-71	
Avalanche Energy	$L = 0.1mH$	$E_{AS}$	252	mJ
Power Dissipation	$T_C = 25^\circ C$	$P_D$	50	W
	$T_C = 100^\circ C$		32	
	$T_A = 25^\circ C$		2.5	
	$T_A = 70^\circ C$		1.6	
Operating Junction & Storage Temperature Range		$T_J, T_{STG}$	-55 to 150	°C

## PZ0703EK

### P-Channel Logic Level Enhancement Mode MOSFET

#### THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		2.5	$^{\circ}\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		50	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^{\circ}\text{C}$ . The value in any given application depends on the user's specific board design.

<sup>3</sup>Package limitation current is -51A.

#### ELECTRICAL CHARACTERISTICS ( $T_J = 25^{\circ}\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(\text{BR})DSS}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1	-1.4	-3	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 16V$			$\pm 30$	$\mu\text{A}$
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -24V, V_{GS} = 0V$ $V_{DS} = -20V, V_{GS} = 0V, T_J = 125^{\circ}\text{C}$			-1 -10	$\mu\text{A}$
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = -4.5V, I_D = -20\text{A}$ $V_{GS} = -10V, I_D = -20\text{A}$		5.7 3.8	10 7	$\text{m}\Omega$
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = -5V, I_D = -12\text{A}$		65		S
<b>DYNAMIC</b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = -15V, f = 1\text{MHz}$		5210		pF
Output Capacitance	$C_{oss}$			960		
Reverse Transfer Capacitance	$C_{rss}$			890		
Total Gate Charge <sup>2</sup>	$Q_g(V_{GS} = 10V)$ $Q_g(V_{GS} = 4.5V)$	$V_{DS} = -15V, V_{GS} = -10V, I_D = -20\text{A}$		121		nC
Gate-Source Charge <sup>2</sup>	$Q_{gs}$			64		
Gate-Drain Charge <sup>2</sup>	$Q_{gd}$			12		
Turn-On Delay Time <sup>2</sup>	$t_{d(on)}$			27		
Rise Time <sup>2</sup>	$t_r$	$V_{DS} = -15V, I_D \equiv -20\text{A}, V_{GS} = -10V, R_{GS} = 6\Omega$		33		nS
Turn-Off Delay Time <sup>2</sup>	$t_{d(off)}$			25		
Fall Time <sup>2</sup>	$t_f$			100		
				45		



## PZ0703EK

### P-Channel Logic Level Enhancement Mode MOSFET

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ )						
Continuous Current <sup>3</sup>	$I_S$				-70	A
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = -20\text{A}, V_{GS} = 0\text{V}$			-1.3	V
Reverse Recovery Time	$t_{rr}$	$I_F = -20\text{A}, dI_F/dt = 100\text{A} / \mu\text{s}$		26.5		nS
Reverse Recovery Charge	$Q_{rr}$			16		nC

<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .


<sup>2</sup>Independent of operating temperature.

<sup>3</sup>Package limitation current is -51A.


# PZ0703EK

## P-Channel Logic Level Enhancement Mode MOSFET


**Output Characteristics**




**Transfer Characteristics**




**Gate charge Characteristics**




**Capacitance Characteristic**



**On-Resistance VS Gate-To-Source**








**On-Resistance VS Drain Current**



## PZ0703EK

### P-Channel Logic Level Enhancement Mode MOSFET



# PZ0703EK

## P-Channel Logic Level Enhancement Mode MOSFET

### Package Dimension

#### PDFN 5x6P MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	4.8		5.15	J	3.33		3.78
B	5.44		5.9	K	0.9		
C	5.9		6.35	L	0.35		0.712
D	0.33		0.51	M	0°		12°
E		1.27		N	4.8		5.5
F	0.8		1.25	O	0.05		0.3
G	0.15		0.34	P	0.06		0.2
H	3.61		4.31	S	3.69		4.19
I	0.35		0.71				

