



# MT6350 PMIC Datasheet

Version: 1.1  
Release date: 2017-03-06

Specifications are subject to change without notice.

© 2017 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

## Document Revision History

---

Revision	Date	Author	Description
1.0	2015/11/18	Luke Tsai	Version 1.0 release
1.1	2017/03/02	Luke Tsai	Update Table 2-2-2

## Table of Contents

---

<b>Document Revision History .....</b>	<b>2</b>
<b>Table of Contents.....</b>	<b>3</b>
<b>1 Overview .....</b>	<b>5</b>
1.1 Features .....	5
1.2 Applications.....	5
1.3 General Descriptions.....	5
1.4 Ordering Information .....	6
1.5 Top Marking Definition .....	6
1.6 Pin Assignments and Descriptions .....	7
<b>2 Electrical Characteristics .....</b>	<b>12</b>
2.1 Absolute Maximum Ratings over Operating Free-Air Temperature Range .....	12
2.2 Thermal Characteristic .....	12
2.3 Recommended Operating Range .....	12
2.4 Electrical Characteristics .....	16
2.5 Regulator Output .....	17
2.6 Class AB/D Audio Amplifier.....	26
2.7 Battery Charger .....	29
2.8 Driver .....	30
2.9 BC1.1.....	31
2.10 Down Load Without Battery.....	31
2.11 AUXADC.....	31
<b>3 Functional Descriptions.....</b>	<b>33</b>
3.1 General Descriptions.....	33
3.2 PMIC Functional Blocks .....	33
3.2.1 Power-On/Off Sequence .....	34
3.2.2 Battery Charger (Charger Controller).....	36
3.2.3 Buck Converter .....	40
3.2.4 Low Dropout Regulator (LDOs) and Reference.....	41
3.2.5 Drivers .....	46
3.2.6 Audio CODEC and Accessory Detection .....	47
3.2.7 Class-AB/D Audio Amplifier.....	50
3.2.8 Fuel Gauge .....	51
3.2.9 AUXADC.....	51
3.2.10 Real-time Clock .....	52
3.2.11 Interrupt and Watchdog .....	53
3.2.12 SIMLS .....	58
3.2.13 SPI Interface .....	60
3.2.14 GPIO List .....	62
3.3 Register Table and Descriptions .....	63
<b>4 Application Notes.....</b>	<b>163</b>
4.1 Hardware External Shutdown.....	163

	4.2 Configuration for Unused Buck Converter .....	163
<b>5</b>	<b>MT6350 Packaging</b> .....	<b>165</b>
	5.1 Package Dimensions .....	165

### Lists of Tables and Figures

Table 1-1. MT6350 pin descriptions .....	7
Table 2-1. Absolute maximum ratings.....	12
Table 2-2. Operation condition.....	12
Table 2-3. General electrical specifications.....	16
Table 2-4. Regulator specifications .....	17
Table 2-5. Class AB/D audio amplifier specifications .....	26
Table 2-6. Charger specifications .....	29
Table 2-7. Driver specifications .....	30
Table 3-1. Buck converter brief specifications .....	40
Table 3-2. LDO types and brief specifications .....	42
Table 3-3. Functional specifications of auxiliary ADC .....	52
Figure 1-1. MT6350 VFBGA - 145L (5.8x5.8mm) pin assignment .....	7
Figure 3-1. MT6350 block diagram .....	33
Figure 3-2. Power-on/off control sequence wi/wo XTAL and without EXT_PMIC by pressing PWRKEY .....	34
Figure 3-3. Power-on/off control sequence wi/wo XTAL and with EXT_PMIC by pressing PWRKEY .....	35
Figure 3-4. PCHR block diagram.....	37
Figure 3-5. Charging states diagram .....	38
Figure 3-6. LDO block diagram .....	42
Figure 3-7. Block diagram of class-AB/D.....	51
Figure 3-8. Watchdog.....	58
Figure 3-9. SIMLS circuit block diagram .....	59
Figure 3-10. SIMIO circuit .....	60
Figure 4-1. Hardware external shut-down function .....	163
Figure 4-2. Configuration for unused DC/DC .....	164



## 1 Overview

---

### 1.1 Features

- Handles all 2G/3G/smart phone baseband power management
- Input range: 3.4 ~ 4.5V
- 3 buck converters and 24 LDOs optimized for specific 2G/3G/smart phone subsystems
- Full-set high-quality audio feature: Supports uplink/downlink audio CODEC and high-power/quality audio amplifier
- 32K RTC crystal oscillator for system timing, 1.8 and 2.8V clock buffer output
- Multiple function GPIO
- Flexibility for various configurations of indicator LED current source: 4ISINK
- SPI interface
- Li-ion battery charging function
- Over-current and thermal overload protection
- Programmable under voltage lockout protection
- Watchdog timer
- Flexibility hardware PMIC reset function
- Power-on reset and start-up timer
- Precision voltage, temperature, and current measurement fuel gauge
- VFBGA - 145L package

### 1.2 Applications

Ideal for power management of 2G, 3G, smart phones and other portable systems.

### 1.3 General Descriptions

MT6350 is a power management system chip optimized for 2G/3G handsets and smart

phones, especially based on the MediaTek Main Chip system solution. MT6350 contains 3 buck converters and 24 LDOs, which are optimized for specific 2G/3G/smart phone subsystems.

MT6350 provides mono 0.7W into 8Ω, high efficiency Class AB/D audio amplifiers and flexibility for various applications of indicator LED drivers. It supports up to 4 channel LEDs with independent controlled. Flexible control includes: register mode, PWM mode and breathe mode.

Sophisticated controls are available for power-up, battery charging and the RTC alarm. MT6350 is optimized for maximum battery life. It allows the RTC circuit to stay alive without a battery for several hours. The battery charger in MT6350 supports lithium-ion (Li-ion) battery and provides pre-charge indication. The charger input voltage can be up to 10V and allows USB charging, too.

Some multi-purpose pins enable MT6350 to be configured in various applications.

MT6350 adopts SPI interface and SRCLKEN control pin to control buck converters, LDOs, Class AB/D, various drivers and charger. Besides, it provides enhanced safety control and protocol for handshaking with BB.


MT6350 is available in a VFBGA - 145L package. The operating temperature ranges from -20 to +85°C.

### 1.4 Ordering Information

Order #	Marking	Temp. range	Package
MT6350V/A		-20 ~ +85°C	VFPGA - 145L

### 1.5 Top Marking Definition

MT6350V/A



YYWW: Date code

\$: Random code

1.6 Pin Assignments and Descriptions




Figure 1-1. MT6350 VFBGA - 145L (5.8x5.8mm) pin assignment

Table 1-1. MT6350 pin descriptions

Ball	Symbol	I/O	Description
A1	SYSRSTB	I	Watchdog reset from AP
A10	CHG_DM	I	USB D- for BC1.1 standard
A11	CHG_DP	I	USB D+ for BC1.1 standard
A12	VCDT	I	Fractional charger input voltage for charger detection
A13	VBAT_VPA	PWR	Battery power supply input of VPA
A14	VPA	O	SW node of VPA

Ball	Symbol	I/O	Description
A2	SRCLKEN	I	Enables 26MHz CLK
A3	XIN	I	1. One of 32K crystal connection port while using crystal to generate 32kHz clock 2. Tie to ground with 32kHz crystal absence
A4	XOUT	I	1. One of 32K crystal connection port while using crystal to generate 32kHz clock 2. External 32kHz clock input with 32kHz crystal absence
A5	DVDD18_IO	PWR	Power of VIO18 IO/CORE
A7	INT	O	Default: Output 0 Interrupt to BB, high active
A8	DVDD18_DIG	PWR	Power of VDIG18
A9	FSOURCE	PWR	EFUSE power source
B1	AUXADC_AUXIN_GPS	I	AUXADC input
B10	GND_ISINK	GND	GND for ISINK
B12	VPROC_FB	I	Feedback of VPROC
B14	VPA	O	SW node of VPA
B2	AVSS28_AUXADC	GND	GND for AUXADC
B5	SIM1_AP_SCLK	I	AP/PMIC SIM1 clock
B6	AUD_MISO	O	Uplink AUDIO ADC serial data
B7	SPI_CSN	I	SPI interface's chip select signal to identify which device is selected
B8	SPI_MISO	IO	SPI interface's serial data signal. Default: Output only.
C10	ISINK3	O	Current sink channel 3 output
C12	GND_VPROC_FB	I	Remote sense on ground of VPROC
C14	VPROC	O	SW node of VPROC
C2	AUXADC_VREF18	O	1.8V AUXADC reference output
C3	AVDD33_RTC	PWR	RTC LDO output. Supply of RTC macro where backup battery can be added.
C4	RTC_32K2V8	O	RTC domain 32kHz clock output
C5	SIM2_AP_SCLK	I	AP/PMIC SIM2 clock
C9	ISINK1	O	Current sink channel 1 output
D1	AU_VIN2_N	I	Analog input 3 negative
D12	VPA_FB	I	Feedback of VPA
D14	VPROC	O	SW node of VPROC
D2	AU_VIN2_P	I	Analog input 3 positive
D3	AVDD28_AUXADC	PWR	2.8V power input for AUXADC
D5	RTC_32K1V8	O	VIO18 domain 32kHz clock output
D6	SIM2_AP_SRST	I	AP/PMIC SIM2 SRST
D8	SPI_MOSI	IO	SPI interface's serial data signal. Default: Input only.

Ball	Symbol	I/O	Description
D9	SPI_CLK	I	SPI interface's clock
E1	CLK26M	I	26MHz CLK
E10	ISINK2	O	Current sink channel 2 output
E11	GND_VPROC	GND	Ground of VPROC
E13	GND_VPA	GND	Ground of VPA
E14	VPROC	O	SW node of VPROC
E2	ACCDET	I	Accessory detection input
E4	AU_VINo_P	I	Analog input 1 positive
E6	SIM1_AP_SRST	I	AP/PMIC SIM1 SRST
E7	AUD_MOSI	I	Downlink DAC serial data
E8	AUD_CLK	I	26M clock (can be hopping)
E9	ISINKo	O	Current sink channel o output
F10	GND_VPROC	GND	Ground of VPROC
F11	GND_VPROC	GND	Ground of VPROC
F13	VBAT_VPROC	PWR	Battery power supply input of VPROC
F14	VBAT_VPROC	PWR	Battery power supply input of VPROC
F2	AU_MICBIASo	PWR	Microphone bias for main and 2 <sup>nd</sup> microphone
F4	AU_VINo_N	I	Analog input 1 negative
F5	GND_LDO	GND	Ground for LDO
F6	GND_LDO	GND	Ground for LDO
F7	GND_LDO	GND	Ground for LDO
F8	GND_LDO	GND	Ground for LDO
F9	GND_LDO	GND	Ground for LDO
G1	AU_HSN	O	Receiver output
G11	GND_VSYS	GND	Ground of VSYS BUCK
G13	VBAT_VPROC	PWR	Battery power supply input of VPROC
G2	AU_MICBIAS1	PWR	Microphone bias for earphone
G3	AU_VIN1_P	I	Analog input 2 positive
G4	AU_VIN1_N	I	Analog input 2 negative
G5	GND_LDO	GND	Ground for LDO
G6	GND_LDO	GND	Ground for LDO
G7	GND_LDO	GND	Ground for LDO
G8	GND_LDO	GND	Ground for LDO
G9	GND_LDO	GND	Ground for LDO
H1	AU_HSP	O	Receiver output
H10	GND_LDO	GND	Ground for LDO
H11	VRF18	O	VRF18 output voltage

Ball	Symbol	I/O	Description
H13	VBAT_VSYS	PWR	Battery power supply input of VSYS BUCK
H14	VSYS	O	SW node of VSYS BUCK
H2	GND_ABB	GND	GND of ABB
H4	AU_HPL	O	Headphone L-ch output
H5	GND_LDO	GND	Ground for LDO
H6	GND_LDO	GND	Ground for LDO
H7	GND_LDO	GND	Ground for LDO
H8	GND_LDO	GND	Ground for LDO
H9	GND_LDO	GND	Ground for LDO
J10	GND_LDO	GND	Ground for LDO
J12	VCN18	O	VCN18 output voltage
J13	VM	O	VM output voltage
J14	AVDD22_BUCK	PWR	Power supply input of VSYSLDO
J2	AVDD28_ABB	PWR	2.8V power input for ABB
J4	AU_HPR	O	Headphone R-ch output
J6	GND_LDO	GND	Ground for LDO
J7	GND_LDO	GND	Ground for LDO
J8	GND_LDO	GND	Ground for LDO
J9	GND_LDO	GND	Ground for LDO
K1	SPK_P	O	Positive output for internal speaker amp
K10	SIMLS2_SRST	O	SIMLS2 SRST
K11	SIMLS2_AP_SIO	IO	SIM2_AP data signal
K14	VCAMD	O	VCAMD output voltage
K3	BATON	I	Battery NTC pin for battery and its temperature sensing
K4	RESETB	O	System reset release signal
K6	GND_LDO	GND	Ground for LDO
K8	GND_LDO	GND	Ground for LDO
K9	SIMLS2_SCLK	O	SIMLS2 SCLK
L1	SPK_N	O	Negative output for Internal Speaker Amp
L11	SIMLS2_SIO	IO	SIMLS2 data signal
L12	VIO18	O	VIO18 output voltage
L13	VCAM_IO	O	VCAM_IO output voltage
L14	VGP3	O	VGP3 output voltage
L2	GND_SPK	GND	Ground for VBAT_SPK
L4	VTCXO	O	VTLDO output voltage
L6	VMC	O	VMC output voltage
L8	VGP1	O	VGP1 output voltage

Ball	Symbol	I/O	Description
M1	FCHR_ENB	I	Force charging ENB - Floating/GND => Enable - Pull High => Disable
M10	SIMLS1_SRST	O	SIMLS1 SRST
M11	SIMLS1_AP_SIO	IO	SIM1_AP data signal
M13	VDRV	O	Charger current drive output
M14	AVDD22_BUCK	PWR	Power supply input of VSYSLDO
M2	PWRKEY	I	Power key signal
M3	VA	O	VA output voltage
M4	VIO28	O	VIO28 output voltage
M6	VCN33	O	VCN33 output voltage
M7	VIBR	O	VIBR output voltage
M9	SIMLS1_SCLK	O	SIMLS1 SCLK
N11	SIMLS1_SIO	IO	SIMLS1 data signal
N12	EXT_PMIC_EN	O	Enables external PMIC (VBAT domain)
N13	CHRLDO	O	Charger LDO28 output
N14	GND_VREF	GND	Ground for bandgap
N2	PMU_TESTMODE	I	PMU testmode signal (tie to GND in normal operation)
N3	VCN28	O	VCN28 output voltage
N6	VUSB	O	VSUB output voltage
N7	VCAM_AF	O	VCAM_AF output voltage
N8	VGP2	O	VGP2 output voltage
N9	VSIM2	O	VSIM2 output voltage
P1	VBAT_SPK	PWR	Battery power supply input of SPK
P12	ISENSE	I	Positive terminal for battery's charging current sensing resistor
P13	BATSNS	I	Negative terminal for battery's charging current sensing resistor
P14	VREF	O	Bandgap reference voltage
P2	VBAT_LDOS1	PWR	LDO1 VBAT power
P3	VCAMA	O	VCAMA output voltage
P4	VMCH	O	VMCH output voltage
P5	VBAT_LDOS2	PWR	LDO2 VBAT power
P6	VBAT_LDOS3	PWR	LDO3 VBAT power
P7	VEMC_3V3	O	VEMC_3V3 output voltage
P8	VBAT_LDOS3	PWR	LDO3 VBAT power
P9	VSIM1	O	VSIM1 output voltage

## 2 Electrical Characteristics

### 2.1 Absolute Maximum Ratings over Operating Free-Air Temperature Range

Stresses beyond those listed under Table 2-1 may cause permanent damage to the device. These numbers are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect the device reliability.

**Table 2-1. Absolute maximum ratings**

Parameter	Conditions	Min.	Typical	Max.	Unit
Free-air temperature range		-40		85	°C
Storage temperature range		-65		150	°C
Battery input voltage range				4.5	V
ESD robustness	HBM	2,000			V
Charger input withstand				10	V

### 2.2 Thermal Characteristic

Parameter	Conditions	Min.	Typical	Max.	Unit
Thermal resistance from junction to ambient	In free air		39.15[1]		°C/W

Note: The device is mounted on a 4-metal-layer PCB and modeled per JEDEC51-9 condition.

### 2.3 Recommended Operating Range

**Table 2-2-1. Operation condition**

Parameter	Conditions	Min.	Typical	Max.	Unit
Operating temperature range		-20		65	°C

**Table 2-3-2. Operation condition**

Ball	Symbol	Voltage range	Unit
A1	SYSRSTB	0 ~ 1.98	v
A10	CHG_DM	0 ~ 4.4	v
A11	CHG_DP	0 ~ 4.4	v
A12	VCDT	0 ~ 1.8	v



Ball	Symbol	Voltage range	Unit
A13	VBAT_VPA	0 ~ 4.4	v
A14	VPA	0 ~ 4.4	v
A2	SRCLKEN	0 ~ 1.98	v
A3	XIN	0 ~ 3.08	v
A4	XOUT	0 ~ 3.08	v
A5	DVDD18_IO	0 ~ 1.98	v
A7	INT	0 ~ 1.98	v
A8	DVDD18_DIG	0 ~ 1.98	v
A9	FSOURCE	0 ~ 1.98	v
B1	AUXADC_AUXIN_GPS	0 ~ 1.98	v
B10	GND_ISINK	0	v
B12	VPROC_FB	0 ~ 4.4	v
B14	VPA	0 ~ 4.4	v
B2	AVSS28_AUXADC	0	v
B5	SIM1_AP_SCLK	0 ~ 1.98	v
B6	AUD_MISO	0 ~ 1.98	v
B7	SPI_CSN	0 ~ 1.98	v
B8	SPI_MISO	0 ~ 1.98	v
C10	ISINK3	0 ~ 4.4	v
C12	GND_VPROC_FB	0	v
C14	VPROC	0 ~ 4.4	v
C2	AUXADC_VREF18	0 ~ 1.98	v
C3	AVDD33_RTC	0~3.08	v
C4	RTC_32K2V8	0 ~ 3.08	v
C5	SIM2_AP_SCLK	0 ~ 1.98	v
C9	ISINK1	0 ~ 4.4	v
D1	AU_VIN2_N	0~3.08	v
D12	VPA_FB	0 ~ 4.4	v
D14	VPROC	0 ~ 4.4	v
D2	AU_VIN2_P	0~3.08	v
D3	AVDD28_AUXADC	0 ~ 3.08	v
D5	RTC_32K1V8	0 ~ 1.98	v
D6	SIM2_AP_SRST	0 ~ 1.98	v
D8	SPI_MOSI	0 ~ 1.98	v
D9	SPI_CLK	0 ~ 1.98	v
E1	CLK26M	0 ~ 1.98	v
E10	ISINK2	0 ~ 4.4	v
E11	GND_VPROC	0	v
E13	GND_VPA	0	v
E14	VPROC	0 ~ 4.4	v
E2	ACCDET	0 ~ 3.08	v
E4	AU_VIN0_P	0~3.08	v
E6	SIM1_AP_SRST	0 ~ 1.98	v

Ball	Symbol	Voltage range	Unit
E7	AUD_MOSI	0 ~ 1.98	v
E8	AUD_CLK	0 ~ 1.98	v
E9	ISINKo	0 ~ 4.4	v
F10	GND_VPROC	0	v
F11	GND_VPROC	0	v
F13	VBAT_VPROC	0 ~ 4.4	v
F14	VBAT_VPROC	0 ~ 4.4	v
F2	AU_MICBIASo	0~3.08	v
F4	AU_VINo_N	0~3.08	v
F5	GND_LDO	0	v
F6	GND_LDO	0	v
F7	GND_LDO	0	v
F8	GND_LDO	0	v
F9	GND_LDO	0	v
G1	AU_HSN	0~3.08	v
G11	GND_VSYS	0	v
G13	VBAT_VPROC	0 ~ 4.4	v
G2	AU_MICBIAS1	0~3.08	v
G3	AU_VIN1_P	0~3.08	v
G4	AU_VIN1_N	0~3.08	v
G5	GND_LDO	0	v
G6	GND_LDO	0	v
G7	GND_LDO	0	v
G8	GND_LDO	0	v
G9	GND_LDO	0	v
H1	AU_HSP	0~3.08	v
H10	GND_LDO	0	v
H11	VRF18	0 ~ 4.4	v
H13	VBAT_VSYS	0 ~ 4.4	v
H14	VSYS	0 ~ 4.4	v
H2	GND_ABB	0	v
H4	AU_HPL	0~3.08	v
H5	GND_LDO	0	v
H6	GND_LDO	0	v
H7	GND_LDO	0	v
H8	GND_LDO	0	v
H9	GND_LDO	0	v
J10	GND_LDO	0	v
J12	VCN18	0 ~ 4.4	v
J13	VM	0 ~ 4.4	v
J14	AVDD22_BUCK	0 ~ 2.42	v
J2	AVDD28_ABB	0~3.08	v
J4	AU_HPR	0~3.08	v

Ball	Symbol	Voltage range	Unit
J6	GND_LDO	0	v
J7	GND_LDO	0	v
J8	GND_LDO	0	v
J9	GND_LDO	0	v
K1	SPK_P	0 ~ 4.4	v
K10	SIMLS2_SRST	0 ~ 3.63	v
K11	SIMLS2_AP_SIO	0 ~ 1.98	v
K14	VCAMD	0 ~ 1.98	v
K3	BATON	0 ~ 4.4	v
K4	RESETB	0 ~ 1.98	v
K6	GND_LDO	0	v
K8	GND_LDO	0	v
K9	SIMLS2_SCLK	0 ~ 3.63	v
L1	SPK_N	0 ~ 4.4	v
L11	SIMLS2_SIO	0 ~ 3.63	v
L12	VIO18	0 ~ 4.4	v
L13	VCAM_IO	0 ~ 4.4	v
L14	VGP3	0 ~ 4.4	v
L2	GND_SPK	0	v
L4	VTCXO	0 ~ 4.4	v
L6	VMC	0 ~ 4.4	v
L8	VGP1	0 ~ 4.4	v
M1	FCHR_ENB	0 ~ 4.4	v
M10	SIMLS1_SRST	0 ~ 3.63	v
M11	SIMLS1_AP_SIO	0 ~ 1.98	v
M13	VDRV	0 ~ 4.4	v
M14	AVDD22_BUCK	0 ~ 2.42	v
M2	PWRKEY	0 ~ 4.4	v
M3	VA	0 ~ 4.4	v
M4	VIO28	0 ~ 4.4	v
M6	VCN33	0 ~ 4.4	v
M7	VIBR	0 ~ 4.4	v
M9	SIMLS1_SCLK	0 ~ 3.63	v
N11	SIMLS1_SIO	0 ~ 3.63	v
N12	EXT_PMIC_EN	0 ~ 4.4	v
N13	CHRLDO	0 ~ 3.08	v
N14	GND_VREF	0	v
N2	PMU_TESTMODE	0 ~ 4.4	v
N3	VCN28	0 ~ 4.4	v
N6	VUSB	0 ~ 4.4	v
N7	VCAM_AF	0 ~ 4.4	v
N8	VGP2	0 ~ 4.4	v

Ball	Symbol	Voltage range	Unit
N9	VSIM2	0 ~ 4.4	v
P1	VBAT_SPK	0 ~ 4.4	v
P12	ISENSE	0 ~ 4.4	v
P13	BATSNS	0 ~ 4.4	v
P14	VREF	0 ~ 1.32	v
P2	VBAT_LDOS1	0 ~ 4.4	v
P3	VCAMA	0 ~ 4.4	v
P4	VMCH	0 ~ 4.4	v
P5	VBAT_LDOS2	0 ~ 4.4	v
P6	VBAT_LDOS3	0 ~ 4.4	v
P7	VEMC_3V3	0 ~ 4.4	v
P8	VBAT_LDOS3	0 ~ 4.4	v
P9	VSIM1	0 ~ 4.4	v

## 2.4 Electrical Characteristics

VBAT = 3.4 ~ 4.4V, minimum loads applied on all outputs, unless otherwise noted.  
 Typical values are at T<sub>A</sub> = 25°C.

**Table 2-4. General electrical specifications**

Parameter	Conditions	Min.	Typical	Max.	Unit
<b>Operation ground current</b>					
Standby	Low-power mode		300		μA
<b>Under voltage (UV)</b>					
Under voltage falling threshold 1	UV_SEL[1:0] = 00	2.75	2.9	3.05	V
Under voltage falling threshold 2	UV_SEL[1:0] = 01		2.75		V
Under voltage falling threshold 3	UV_SEL[1:0] = 10		2.6		V
Under voltage falling threshold 4	UV_SEL[1:0] = 11		2.5		V
Under voltage rising threshold	UV_SEL[1:0] = xx	3.05	3.2	3.35	V
<b>Reset generator</b>					
Output high		V <sub>IO-0.4</sub>			V
Output low				0.2	V
Output current (I <sub>oh</sub> )	V <sub>o</sub> > V <sub>IO-0.4V</sub>		1		mA
Delay Time from VTCXO turn on to RESETB release		41	82	164	ms
<b>Interrupt</b>					
Output high		V <sub>IO-0.4</sub>			V
Output low				0.2	V
<b>PWRKEY input</b>					
High voltage		0.7*VBAT			V
Low voltage				0.3*VBAT	V
De-bounce time		25	50	200	ms

Parameter	Conditions	Min.	Typical	Max.	Unit
<b>Control input voltage</b>					
Control input high (HOMEKEY, SPI, SRCLKEN related)		0.7*VIO			V
Control input low (HOMEKEY, SPI, SRCLKEN related)				0.3*VIO	V
<b>Thermal shut-down</b>					
PMIC shut-down threshold			150		degree
SW high power latch threshold			125		degree
Interrupt threshold			105		degree

## 2.5 Regulator Output

**Table 2-5. Regulator specifications**

Parameter	Conditions	Min.	Typical	Max.	Unit
<b>Buck - VPROC</b>					
Output voltage			1.15		V
Output current				2800	mA
Turn-on overshoot	No load			10	%
Short current		Imax*1.2		Imax*5	
Temperature coefficient	Vbat=3.8V I_Load=0.5*Imax	-100		+100	ppm/C
Efficiency	Vbat=3.8V, Vout=1.15V, L_DCR=55mohm I_Load=300mA		85		%
	Vbat=3.8V, Vout=1.15V, L_DCR=55mohm I_Load=800mA		80		%
	Vbat=3.8V, Vout=1.15V, L_DCR=55mohm I_Load=1.2A		77		%
	Vbat=3.8V, Vout=1.15V, L_DCR=55mohm I_Load=1.4A		75		%
	Vbat=3.8V, Vout=1.15V, L_DCR=55mohm I_Load=1.8A		69		%
Soft start	No load			1	ms
Output Ripple Voltage (PWM)	Vbat=3.8V, I_Load=0.5*Imax 20MHz measurement BW			20	mVpp
Load transient(PWM)	Vbat=3.8V IOUT = 0.8A to 2.8A (slew rate=2A/us)	-3.5		+3.5	%
DC Accuracy (Included Line/Load regulation @PWM)	VBAT=3.4V to 4.2V I_Load=2800mA	-1		+1	%
DC Accuracy	VBAT=3.4V to 4.2V	-2		+3	%

Parameter	Conditions	Min.	Typical	Max.	Unit
(Included Line/Load regulation @PFM)	I_Load=10mA				
<b>Buck - VSYS</b>					
Output voltage			2.2		V
Output current				1400	mA
Turn-on overshoot	No load			10	%
Short current		I <sub>max</sub> *1.2		I <sub>max</sub> *5	
Temperature coefficient	V <sub>bat</sub> =3.8V I_Load=0.5*I <sub>max</sub>	-100		+100	ppm/C
Efficiency	V <sub>bat</sub> =3.8V, L_DCR=50mohm I_Load=100mA		82		%
	V <sub>bat</sub> =3.8V, L_DCR=50mohm I_Load=250mA		80.5		%
	V <sub>bat</sub> =3.8V, L_DCR=50mohm I_Load=700mA		70		%
Soft start	No load			1	ms
Output Ripple Voltage (PWM)	V <sub>bat</sub> =3.8V, I_Load=0.5*I <sub>max</sub> 20MHz measurement BW			20	mVpp
Load transient(PWM)	V <sub>bat</sub> =3.8V I <sub>OUT</sub> = 0.4A to 1.4A (slew rate=1000mA/us)	-4		+4	%
DC Accuracy (Included Line/Load regulation @PWM)	V <sub>BAT</sub> =3.4V to 4.2V I_Load=10mA to I <sub>max</sub>	-1		+1	%
DC Accuracy (Included Line/Load regulation @PFM)	V <sub>BAT</sub> =3.4V to 4.2V I_Load=10mA	-3		+4	%
<b>Buck – VPA</b>					
Output voltage		0.5		3.4	V
Output current	V <sub>OUT</sub> = 3.4V		600		mA
Turn-on overshoot	No load			10	%
Short current				I <sub>max</sub> *5	
Temperature Coefficient	V <sub>bat</sub> =3.8V I_Load=0.5*I <sub>max</sub> V <sub>o</sub> =1.8V	-100		+100	ppm/C
Efficiency	V <sub>bat</sub> =3.8V, L_DCR=95 mohm I_Load=80mA V <sub>o</sub> =1.2V		75		%
	V <sub>bat</sub> =3.8V, L_DCR=95 mohm I_Load=180mA V <sub>o</sub> =2.4V		85		%
	V <sub>bat</sub> =3.8V, L_DCR=95mohm I_Load=280mA V <sub>o</sub> =3.4V		87		%

Parameter	Conditions	Min.	Typical	Max.	Unit
Soft start	No load			200	us
Output Ripple Voltage (PWM)	Vbat=3.8V Vo=1.8V I_Load=0.5*Imax 20MHz measurement BW			50	mVpp
DC Accuracy (Included Line/Load regulation @PWM)	VBAT=3.4V to 4.2V Vo=1.8V I_Load=10mA~360mA	-170		+170	mV
No load quiescent current (PFM)	VBAT=3.8V Vo=0.5V I_Load=0A			150	uA
<b>ALDO - VA</b>					
Output voltage			2.8		V
Output current			150		mA
Output noise	Freq = 10Hz to 80kHz Iout = 0.05Imax ~ full load		90		uVrms
PSRR	100Hz < freq < 3kHz Iout = 0.05Imax / 0.5Imax		65		dB
	3kHz < freq < 30kHz Iout = 0.05Imax / 0.5Imax		45		
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>ALDO - VTCXO</b>					
Output voltage			2.2		V
Output current			20		mA
Output noise	Freq = 10Hz to 80kHz Iout = 0.05Imax ~ full load		90		uVrms
PSRR	100Hz < freq < 3kHz Iout = 0.05Imax / 0.5Imax		50		dB
	3kHz < freq < 30kHz Iout = 0.05Imax / 0.5Imax		40		
Turn-on rise time	No load		100		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>ALDO - VCN28</b>					
Output voltage	RF application		2.8		V
Output current			30		mA
Output noise	Freq = 10Hz to 80kHz Iout = 0.1Imax ~ full load		90		uVrms

Parameter	Conditions	Min.	Typical	Max.	Unit
PSRR	100Hz < freq < 3kHz Iout = 0.1Imax/0.5Imax		65		dB
	3kHz < freq < 30kHz Iout = 0.1Imax/0.5Imax		45		
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>ALDO – VCAMA</b>					
Output voltage			2.8		V
Output current			150		mA
Output noise	Freq = 10Hz to 80kHz Iout = 0.01Imax ~ full load		40		uVrms
PSRR	100Hz < freq < 3kHz Iout = 0.01Imax/0.5Imax		65		dB
	3kHz < freq < 30kHz Iout = 0.01Imax/0.5Imax		45		
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-3		+3	%
Line/Load regulation		-3		+3	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>DLDO – VCN33</b>					
Output voltage	VCN33_SEL = 00		3.3		V
	VCN33_SEL = 01		3.4		V
	VCN33_SEL = 10		3.5		V
	VCN33_SEL = 11		3.6		V
Output current			350		mA
Dropout voltage			350		mV
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>DLDO – VIO28</b>					
Output voltage			2.8		V
Output current			200		mA
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB



Parameter	Conditions	Min.	Typical	Max.	Unit
Turn-on rise time	No load		300		us
Load transient response	IOU <sub>T</sub> = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		I <sub>max</sub> *1.2		I <sub>max</sub> *5	
Low power mode quiescent current			15		uA
<b>DLDO – USB</b>					
Output voltage			3.3		V
Output current			20		mA
Dropout voltage			350		mV
PSRR	Freq = 217Hz I <sub>out</sub> = 0.05I <sub>max</sub> /0.5I <sub>max</sub>		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOU <sub>T</sub> = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		I <sub>max</sub> *1.2		I <sub>max</sub> *5	
Low power mode quiescent current			15		uA
<b>DLDO – VMC</b>					
Output voltage	VMC_SEL = 0		1.8		V
	VMC_SEL = 1		3.3		V
Output current			100		mA
Dropout voltage			350		mV
PSRR	Freq = 217Hz I <sub>out</sub> = 0.01I <sub>max</sub> /0.5I <sub>max</sub>		40		dB
Turn-on rise time	No load		40		us
Load transient response	IOU <sub>T</sub> = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		I <sub>max</sub> *1.2		I <sub>max</sub> *5	
Low power mode quiescent current			15		uA
<b>DLDO – VMCH</b>					
Output voltage	VMCH_SEL = 0		3.0		V
	VMCH_SEL = 1		3.3		V
Output current			400		mA
Dropout voltage			350		mV
PSRR	Freq = 217Hz I <sub>out</sub> = 0.05I <sub>max</sub> 0.5I <sub>max</sub>		40		dB
Turn-on rise time	No load		40		us
Load transient response	IOU <sub>T</sub> = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		I <sub>max</sub> *1.2		I <sub>max</sub> *5	
Low power mode quiescent			15		uA

Parameter	Conditions	Min.	Typical	Max.	Unit
current					
<b>DLDO – VEMC_3V3</b>					
Output voltage	VEMC_3V3_SEL = 0		3.0		V
	VEMC_3V3_SEL = 1		3.3		V
Output current			400		mA
Dropout voltage			350		mV
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		40		us
Load transient response	IOUT = 0.1mA to 50mA (100mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>DLDO – VCAM_AF</b>					
Output voltage	VEMC_1V8_SEL = 000		1.2		V
	VEMC_1V8_SEL = 001		1.3		V
	VEMC_1V8_SEL = 010		1.5		V
	VEMC_1V8_SEL = 011		1.8		V
	VEMC_1V8_SEL = 100		2.0		V
	VEMC_1V8_SEL = 101		2.8		V
	VEMC_1V8_SEL = 110		3		V
	VEMC_1V8_SEL = 111		3.3		V
Output current			100		mA
Dropout voltage			350		mV
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>DLDO – VGP1</b>					
Output voltage	VGP1_SEL = 000		1.2		V
	VGP1_SEL = 001		1.3		V
	VGP1_SEL = 010		1.5		V
	VGP1_SEL = 011		1.8		V
	VGP1_SEL = 100		2.0		V
	VGP1_SEL = 101		2.8		V
	VGP1_SEL = 110		3		V
	VGP1_SEL = 111		3.3		V
Output current			100		mA
Dropout voltage			350		mV

Parameter	Conditions	Min.	Typical	Max.	Unit
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>DLDO – VGP2</b>					
Output voltage	VGP2_SEL = 000		1.2		V
	VGP2_SEL = 001		1.3		V
	VGP2_SEL = 010		1.5		V
	VGP2_SEL = 011		1.8		V
	VGP2_SEL = 100		2.5		V
	VGP2_SEL = 101		2.8		V
	VGP2_SEL = 110		3.0		V
	VGP2_SEL = 111		2.0		V
Output current			100		mA
Dropout voltage			350		mV
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>DLDO – VSIM1</b>					
Output voltage	VSIM1_SEL = 000		1.8		V
	VSIM1_SEL = 001		3.0		V
Output current			50		mA
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-4		+4	%
Line/Load regulation		-4		+4	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>DLDO – VSIM2</b>					
Output voltage	VSIM2_SEL = 000		1.8		V
	VSIM2_SEL = 001		3.0		V
Output current			50		mA

Parameter	Conditions	Min.	Typical	Max.	Unit
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-4		+4	%
Line/Load regulation		-4		+4	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>DLDO – VIBR</b>					
Output voltage	VIBR_SEL = 000		1.2		V
	VIBR_SEL = 001		1.3		V
	VIBR_SEL = 010		1.5		V
	VIBR_SEL = 011		1.8		V
	VIBR_SEL = 100		2.0		V
	VIBR_SEL = 101		2.8		V
	VIBR_SEL = 110		3.0		V
	VIBR_SEL = 111		3.3		V
Output current			100		mA
Dropout voltage			350		mV
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>VSYS LDO – VM</b>					
Output voltage	VM_SEL = 00		1.24		V
	VM_SEL = 01		1.39		V
	VM_SEL = 10		1.54		V
	VM_SEL = 11		1.84		V
Output current			700		mA
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (50mA/usec)	-3		+3	%
Line/Load regulation		-3		+3	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>VSYS LDO – VRF18</b>					
Output voltage			1.825		V
Output current			200		mA

Parameter	Conditions	Min.	Typical	Max.	Unit
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>VSYS LDO – VIO18</b>					
Output voltage			1.8		V
Output current			300		mA
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>VSYS LDO – VCN18</b>					
Output voltage			1.8		V
Output current			120		mA
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>VSYS LDO – VCAMD</b>					
Output voltage	VCAMD_SEL = 00		1.2		V
	VCAMD_SEL = 01		1.3		V
	VCAMD_SEL = 10		1.5		V
	VCAMD_SEL = 11		1.8		V
Output current			150		mA
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOUT = 1mA to full load (15mA/usec)	-3		+3	%
Line/Load regulation		-2.5		+2.5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA

Parameter	Conditions	Min.	Typical	Max.	Unit
current					
<b>VSYS LDO – VCAM_IO</b>					
Output voltage			1.8		V
Output current			100		mA
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOU <sub>T</sub> = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA
<b>VSYS LDO – VGP3</b>					
Output voltage			1.2		V
			1.3		V
			1.5		V
			1.8		V
Output current			200		mA
PSRR	Freq = 217Hz Iout = 0.05Imax/0.5Imax		40		dB
Turn-on rise time	No load		300		us
Load transient response	IOU <sub>T</sub> = 1mA to full load (15mA/usec)	-5		+5	%
Line/Load regulation		-5		+5	%
Short current		Imax*1.2		Imax*5	
Low power mode quiescent current			15		uA

## 2.6 Class AB/D Audio Amplifier

**Table 2-6. Class AB/D audio amplifier specifications**

Parameter	Conditions	Min.	Typical	Max.	Unit
<b>Class AB Audio Amplifier</b>					
RMS power	8Ω load, VBAT = 4.2V THD + N = 1%		890		mW
	8Ω load, VBAT = 3.8V THD + N = 1%		700		mW
	8Ω load, VBAT = 3.4V THD + N = 1%		500		mW
	8Ω load, VBAT = 4.2V THD + N = 10%		1100		mW
	8Ω load, VBAT = 3.8V THD + N = 10%		850		mW
	8Ω load, VBAT = 3.4V THD + N = 10%		600		mW

Parameter	Conditions	Min.	Typical	Max.	Unit
THD+N	1kHz, Po = 0.5Wrms, VBAT = 4.2V		0.1	0.2	%
	1kHz, Po = 0.4Wrms, VBAT = 3.8V		0.1	0.2	%
	1kHz, Po = 0.3Wrms, VBAT = 3.4V		0.1	0.2	%
PSRR	217Hz, Vin = 200mVpk-pk Input AC to ground, VBAT = 4.2V		70		dB
	217Hz, Vin = 200mVpk-pk Input AC to ground, VBAT = 3.8V		70		dB
	217Hz, Vin = 200mVpk-pk Input AC to ground, VBAT = 3.4V		70		dB
	1kHz, Vin = 200mVpk-pk Input AC to ground, VBAT = 3.8V		70		dB
	4kHz, Vin = 200mVpk-pk Input AC to ground, VBAT = 3.8V		70		dB
	20kHz, Vin = 200mVpk-pk Input AC to ground, VBAT = 3.8V		70		dB
Noise level	VBAT = 4.2V, 12dB gain 8Ω, A-weighted		60		μV
	VBAT = 3.4V, 12dB gain 8Ω, A-weighted		60		uV
	VBAT = 4.2V, 0dB gain 8Ω, A-weighted		16		μV
	VBAT = 3.4V, 0dB gain 8Ω, A-weighted		16		uV
	VBAT = 4.2V, -6dB gain 8Ω, A-weighted		8		μV
	VBAT = 3.4V, -6dB gain 8Ω, A-weighted		8		uV
Gain adjustment		6		15	dB
Gain adjustment steps			1		dB
Quiescent current	No load, VBAT=4.2V		5		mA
	No load, VBAT=3.8V		5		mA
	No load, VBAT=3.4V		5		mA
DC offset	VBAT = 4.2V, 6dB gain			5	mV
	VBAT = 3.8V, 6dB gain			5	mV
	VBAT = 3.4V, 6dB gain			5	mV
<b>Class D Audio Amplifier</b>					
RMS power	8Ω load, VBAT = 4.2V THD + N = 1%		900		mW
	8Ω load, VBAT = 3.8V THD + N = 1%		700		mW

Parameter	Conditions	Min.	Typical	Max.	Unit
	8Ω load, VBAT = 3.4V THD + N = 1%		500		mW
	8Ω load, VBAT = 4.2V THD + N = 10%		1100		mW
	8Ω load, VBAT = 3.8V THD + N = 10%		850		mW
	8Ω load, VBAT = 3.4V THD + N = 10%		600		mW
THD+N	1kHz, Po = 0.5Wrms, VBAT = 4.2V		0.1	0.2	%
	1kHz, Po = 0.4Wrms, VBAT = 3.8V		0.1	0.2	%
	1kHz, Po = 0.3Wrms, VBAT = 3.4V		0.1	0.2	%
PSRR	217Hz, Vin = 200mVpk-pk Input AC to ground, VBAT = 4.2V		70		dB
	217Hz, Vin = 200mVpk-pk Input AC to ground, VBAT = 3.8V		70		dB
	217Hz, Vin = 200mVpk-pk Input AC to ground, VBAT = 3.4V		70		dB
	1kHz, Vin = 200mVpk-pk Input AC to ground, VBAT = 3.8V		70		dB
	4kHz, Vin = 200mVpk-pk Input AC to ground, VBAT = 3.8V		70		dB
	20kHz, Vin = 200mVpk-pk Input AC to ground, VBAT = 3.8V		70		dB
Noise level	VBAT = 4.2V, 12dB gain 8Ω, A-weighted		75		μV
	VBAT = 3.4V, 12dB gain 8Ω, A-weighted		75		uV
	VBAT = 4.2V, 0dB gain 8Ω, A-weighted		35		μV
	VBAT = 3.4V, 0dB gain 8Ω, A-weighted		35		uV
Efficiency	VBAT = 4.2V 0.8W, 8Ω with 68uH, 1kHz		85		%
	VBAT = 4.2V 0.5W, 8Ω with 68uH, 1kHz		85		%
	VBAT = 3.8V 0.5W, 8Ω with 68uH, 1kHz		85		%
	VBAT = 3.4V 0.5W, 8Ω with 68uH, 1kHz		85		%
Gain adjustment		6		15	dB



Parameter	Conditions	Min.	Typical	Max.	Unit
Gain adjustment steps			1		dB
Quiescent current	No load, VBAT=4.2V		5		mA
	No load, VBAT=3.8V		5		mA
	No load, VBAT=3.4V		5		mA
DC offset	VBAT = 4.2V, 6dB gain			5	mV
	VBAT = 3.8V, 6dB gain			5	mV
	VBAT = 3.4V, 6dB gain			5	mV




Figure 1. THD+N v.s. Output Power (Class AB/D, VBAT=4.2/3.8/3.4V, gain=12dB)




Figure 2. PSRR with 217Hz TDMA noise (Class AB/D, VBAT=3.8V, gain=12dB)

## 2.7 Battery Charger

Table 2-7. Charger specifications

Parameter	Conditions	Min.	Typical	Max.	Unit
CHRIN voltage		4.3	5	10.5	V
Operation range VCHRIN		3.2	5	7	V
OTG detection		0.8	2.4	4	V

Parameter	Conditions	Min.	Typical	Max.	Unit
VCDT CHRIN detection threshold	VCDT_VTHL[3:0] = 0000 ~ 1111	4.3		10.5	V
HV adaptive current @ pre_charge	CHRIN switch threshold (200mA => 70mA)		7		V
	CHRIN switch threshold (70mA => 200mA)		6		V
VBAT CC		3.15	3.3	3.45	V
VBAT CV		4.15	4.2	4.25	V
VBAT OV		4.25	4.3	4.35	V
CC mode charging current	CS_VTH = 1111		14/R <sub>sense</sub>		mA
	CS_VTH = 1110		40/R <sub>sense</sub>		mA
	CS_VTH = 1101		60/R <sub>sense</sub>		mA
	CS_VTH = 1100		90/R <sub>sense</sub>		mA
	CS_VTH = 1011		110/R <sub>sense</sub>		mA
	CS_VTH = 1010		130/R <sub>sense</sub>		mA
	CS_VTH = 1001		140/R <sub>sense</sub>		mA
	CS_VTH = 1000		160/R <sub>sense</sub>		mA
	CS_VTH = 0111		180/R <sub>sense</sub>		mA
	CS_VTH = 0110		200/R <sub>sense</sub>		mA
	CS_VTH = 0101		220/R <sub>sense</sub>		mA
	CS_VTH = 0100		240/R <sub>sense</sub>		mA
	CS_VTH = 0011		260/R <sub>sense</sub>		mA
	CS_VTH = 0010		280/R <sub>sense</sub>		mA
	CS_VTH = 0001		300/R <sub>sense</sub>		mA
CS_VTH = 0000		320/R <sub>sense</sub>		mA	
UVLO	VTHH		3.2		V
	VTHL		2.75		V

## 2.8 Driver

**Table 2-8. Driver specifications**

Parameter	Conditions	Min.	Typical	Max.	Unit
<b>ISINK</b>					
ISINK current matching	VISINK = 0.3 ~ 2.5V 4/24mA, 4 LEDs	-5		5	%
ISINK LED sink current (Normal Mode)	ISINK_SEL = 000		4		mA
	ISINK_SEL = 001		8		mA
	ISINK_SEL = 010		12		mA
	ISINK_SEL = 011		16		mA
	ISINK_SEL = 100		20		mA
	ISINK_SEL = 101		24		mA
ISINK LED sink current	ISINK_SEL = 000		8		mA

Parameter	Conditions	Min.	Typical	Max.	Unit
(Current Double)	ISINK_SEL = 001		16		mA
	ISINK_SEL = 010		24		mA
	ISINK_SEL = 011		32		mA
	ISINK_SEL = 100		40		mA
	ISINK_SEL = 101		48		mA
ISINK dropout voltage (Normal Mode)	4 ~ 24mA VISINK drop		150		mV
ISINK dropout voltage (Current Double)	8 ~ 48mA VISINK drop		250		mV
ISINK rise/fall time	VISINK > 0.3V			3.33	uS

## 2.9 BC1.1

Parameter	Conditions	Min.	Typical	Max.	Unit
BC11 charging port detection (Pre-CC current)	Standard down-stream port	35	70	94	mA
	Standard charging down-stream port	35	70	94	mA
	DP, DM short	140	200	260	mA
	DP, DM floating	140	200	260	mA
BC11 characteristics	IPU_DP, IPU_DM		9.6		uA
	IPD_DP, IPD_DM		96		uA
	VSRC on DP, DM		630		mV
	Current pulse value under 2.2V		70		mA
	Current pulse period under 2.2V		550		ms
	OSC1M, timer		5		min
	OSC1M, timer		35		min

## 2.10 Down Load Without Battery

Parameter	Conditions	Min.	Typical	Max.	Unit
USBDL	Duration		32.0		s
	Current		550		mA

## 2.11 AUXADC

Symbol	Parameter	Min.	Typical	Max.	Unit
N	Resolution		15		Bit
FC	Data rate		1		kHz
CIN	Input capacitance Unselected channel			50	fF
	Selected channel			1	pF

Symbol	Parameter	Min.	Typical	Max.	Unit
RIN	Input resistance Unselected channel	400			MΩ
	Selected channel	1			MΩ
SNR	Signal to noise ratio		85		dB
T	Operating temperature	-20		80	°C
Iq	Current consumption				
	Power-up			2	mA
	Power-down			1	μA

### 3 Functional Descriptions

#### 3.1 General Descriptions

MT6350 is a fully integrated PMIC target for smart phone power provider. See Figure 3-1 the block diagram for the whole picture of MT6350 PMIC.




Figure 3-1. MT6350 block diagram

#### 3.2 PMIC Functional Blocks

MT6350 manages the power supply of the whole chip, such as the baseband, processor, memory, SIM cards, camera, vibrator, etc. MT6350 includes the following analog functions for the use on smart phone platforms.

- LDO and BUCK: Provide regulated lower output voltage level from Li-Ion battery
- Current sink (ISINK) driver: Sink current for indicator LED and LCM module
- Controller: Generates power-on/off sequence, system reset and exceptional handling function
- Charger controller: Controls/Protects battery charging procedure
- Full-set high-quality audio feature: Supports uplink/downlink audio CODEC and high-power/quality audio amplifier
- Fuel gauge: Supports accurate battery capacity monitor


More detailed descriptions of each sub-block are explained in the following sections.

### 3.2.1 Power-On/Off Sequence


PMIC handles the power-on and power-off of the handset. If the battery voltage is neither in the UVLO state ( $V_{BAT} \geq 3.3V$ ) nor in the thermal condition, there are 3 methods to power on the handset system.

- 1) Pulling PWRKEY low (User presses PWRKEY)
- 2) Setting BBWAKEUP high
- 3) Valid charger plug-in

#### Power on/off sequence



**Figure 3-2. Power-on/off control sequence wi/wo XTAL and without EXT\_PMIC by pressing PWRKEY**



**Figure 3-3. Power-on/off control sequence wi/wo XTAL and with EXT\_PMIC by pressing PWRKEY**

1. Pushing PWRKEY (pulling the PWRKEY pin to low level)

Pulling PWRKEY low is a typical method to turn on the handset. The system reset ends at the moment when all default-on regulators are sequentially turned on. After that, the baseband will send the BBWAKEUP signal back to PMIC for acknowledgement. To successfully power on the handset, PWRKEY should be kept low until PMIC receives BBWAKEUP from the baseband.
2. RTC module generates BBWAKEUP to wake up the system.

If the RTC module is scheduled to wake up the handset at some time, the BBWAKEUP signal will be directly sent to PMIC. In this case, BBWAKEUP becomes high at specific moment and allows PMIC power-on. This is called the RTC alarm.
3. Valid charger plug-in (CHRIN voltage within valid range)

The charger plug-in will also turn on the handset if the charger is valid. However, if the battery voltage is too low (UVLO state) to power on the handset, the system will not be turned on by any of the three methods. In this case, the charger will charge the battery first, and the handset will be powered on automatically as long as the battery voltage is high enough.

**Under-voltage lockout (UVLO)**

The UVLO state in PMIC prevents start-up if the initial voltage of the main battery is below the 3.2V threshold. It ensures that the handset is powered on with the battery in good condition. The UVLO function is performed by a hysteretic comparator which ensures smooth power-on sequence. In addition, when the battery voltage is getting lower, it will enter the UVLO state and PMIC will be turned off by itself, except for VRTC LDO, to prevent further discharging. Once PMIC enters the UVLO state, it will draw low quiescent current. RTC LDO will still be working until DDLO disables it. Within XTAL removal feature, VTCXO LDO is always turned on when VBAT is above the DDLO

threshold.

### **Deep discharge lockout (DDLO)**

PMIC will enter the deep discharge lockout (DDLO) state when the battery voltage drops below 2.5V. In this state, VRTC LDO will be shut down. Otherwise, it will draw very low quiescent current to prevent further discharging or even damage to the cells.

### **Reset**

PMIC contains a reset control circuit which takes effect at both power-up and power-down. The RESETB pin is held low in the beginning of power-up and returns to high after the pre-determined delay time. The delay time is controlled by a large counter, which uses the clock from the internal ring-oscillator. At power-off, the RESETB pin will return to low immediately without any delay.

### **Over-temperature protection**

If the die temperature of PMIC exceeds 150°C, PMIC will automatically disable all regulators except for VRTC. Once the over-temperature state is resolved, a new power-on sequence will be required to enable the regulators.

## **3.2.2 Battery Charger (Charger Controller)**

The charger controller senses the charger input voltage from either a standard AC-DC adaptor or an USB charger. When the charger input voltage is within a pre-determined range, the charging process will be activated. This detector resists higher input voltages than other parts of PMIC.



3.2.2.1 Block Descriptions




Figure 3-4. PCHR block diagram

3.2.2.1.1 Charger Detection

Whenever an invalid charging source is detected ( $> 7.0V$ ), the charger detector will stop the charging process immediately to avoid burning out the chip or even the phone. Furthermore, if the charger-in level is not high enough ( $< 4.3V$ ), the charger will also be disabled to avoid improper charging behavior.

3.2.2.1.2 Charging Control

When the charger is active, the charger controller will manage the charging phase according to the battery status. During the charging period, the battery voltage is constantly monitored. The battery charger supports pre-charge mode ( $VBAT < 3.2V$ , PMIC power-off state), CC mode (constant current mode or fast charging mode at the range of  $3.2V < VBAT < 4.2V$ ) and CV mode (constant voltage mode) to optimize the charging procedure for Li-ion battery. See the figure below for the charging states diagram.




Figure 3-5. Charging states diagram

**Pre-charge mode**

When the battery voltage is in the UVLO state, the charger will operate in the pre-charge mode. There are two steps in this mode. While the battery voltage is deeply discharged below 2.2V, IUNIT trickle charging current is applied to the battery.

The IUNIT trickle charging current is about 550ms pulse 70mA current when VBAT is under 2.2V.

When the battery voltage exceeds 2.2V, i.e. the PRECC1 stage, the closed-loop pre-charge will be enabled. The voltage drop across the external RSENSE is kept around 60mV (AC charger) or 14mV (USB host). The closed-loop pre-charge current can be calculated:

$$I_{\text{PRECC1,AC adapter}} = \frac{V_{\text{SENSE}}}{R_{\text{sense}}} = \frac{60\text{mV}}{R_{\text{sense}}}$$

$$I_{\text{PRECC1,USBHOST}} = \frac{V_{\text{SENSE}}}{R_{\text{sense}}} = \frac{14\text{mV}}{R_{\text{sense}}}$$

**Constant current mode**

As the battery is charged up and over 3.3V, it can switch to the CC mode. (CHR\_EN should be high) In the CC mode, several charging currents can be set by programming registers or the external RSENSE resistor. The charging current can be determined by CS\_VTH/RSENSE, where CS\_VTH is programmed by registers. For example, if RSENSE is selected as 0.2ohm, the CC mode charging current can be set from 70 to 1,600mA. It can accommodate the battery charger to various charger inputs with different current capability.

**Constant-voltage mode and over-voltage protection (OV)**

While the battery voltage reaches about 4.2V, a constant voltage is used for charging. This is called the full-voltage charging mode or constant-voltage charging mode in correspondence to a linear charger. While the battery voltage actually reaches 4.2V, the charging current is gradually decreased step-by-step, the end-of-charging process starts. It may prolong the charging and detecting period for acquiring optimized full charging volume. The charging process is completed once the current reaches zero automatically and this mechanism is optimized for different battery packs. Whenever the battery voltage exceeds 4.3V (programmed by SW), a hardware OV protection is activated and turns off the charger immediately.

**3.2.2.1.3 BC1.1 Dead-Battery Support**

MT6350 also supports dead-battery condition BC1.1. These specifications protect dead-battery charging by timer and trickle current. Once the battery voltage is below 2.2V, a period (TUNIT) of trickle current (IUNIT) will be applied to the battery.

If the battery voltage is still below 2.2V after applying the trickle current, the charger will be disabled. On the other hand, once the battery voltage rises up to above 2.2V, the charger will enter the PRECC1 stage, and the charging current will be 70mA or 300mA depending on the type of the charging port.

When the battery is below 3.3V, the charger will charge the battery with the PRECC1 current.

A dedicated 5-min (T1) timer will be timed out and disable the charger if the battery voltage is always below 2.7V under charging. Another 35-min (T2) timer will also be timed out and disable the charger if the battery voltage is always kept between 2.7V and 3.3V under charging.

The trickle current (IUNIT) and two dedicated timers protect the charging action if the battery is dead.

#### 3.2.2.1.4 Auto Power-On Mode (USB DL without battery)

MT6350 features default auto power-on mode (or USB DL without battery) no matter with or without battery. You can disable auto power-on by adding external pull-high resistor on the DL\_KEY pin. USB DL (auto power-on) can still be initiated by pressing DL\_KEY or under valid BAT\_ON information (decided by customers' PCB options). Nonetheless, DL\_KEY supports key function in normal mode. The valid BAT\_ON information can be detected through battery's NTC when it is connected to pin BAT\_ON of MT6350.

### 3.2.3 Buck Converter

There are 3 buck converters in MT6350 to efficiently generate regulated power for processor, digital core, 3G power amplifier and system LDO. Figure 3-1 is the block diagram. The buck converters operate with typically 2MHz (V3GPA) and 3MHz (VPROC, VSYS) fixed frequency pulse width modulation (PWM) mode at moderate to heavy load currents. At light load currents, the converter automatically enters pulse frequency modulation (PFM) mode to save power and improve light load efficiency. It also has a force-PWM mode option to allow the converter to remain in the PWM mode regardless of the load current, so that the noise spectrum of the converter can be minimized for certain highly-noise-sensitive handset applications. The buck converters also have an internal over-current protection (OCP) circuit to limit the maximum high-side power FET current in over-load conditions. It has an internal soft start circuit to control the ramp-up rate of the output voltage during start-up.

**Table 3-1. Buck converter brief specifications**

BUCK name	Vout (Volt)	I <sub>max</sub> (mA)	Application
VPROC	0.7~1.3V/1.35V(optional) (6.25mV/step)	2,800	Processor/Digital Core
VSYS	2.2	1,400	System LDO input
VPA	0.5V ~ 3.4V (0.1V/step)	600	3G power amplifier

1. Processor, Digital CORE power VPROC

VPROC is a high-current buck converter to provide a highly-efficient power supply for the handset processor. Powering from a Li-ion battery, VPROC steps down the input voltage from 3.4 ~ 4.4V to the typical output voltage of 1.15V with a maximum load current capability of 2.8A. The output

voltage can be adjusted between 0.7V and 1.3V/1.35V(optional). In order to optimize the overall system efficiency for the processor, VPROC features a Dynamic Voltage Frequency Scaling (DVFS) function which allows to dynamically adjust its output voltage under different voltage supply demands from the processor. For more details, refer to the “Dynamic Voltage Frequency Scaling (DVFS)” section.

2. System LDO input power, VSYS

VSYS is a high-current buck converter to provide a highly-efficient power supply for the system LDO input power. Powering from a Li-ion battery, VSYS steps down the input voltage from 3.4 ~ 4.4V to the typical output voltage of 2.2V with a maximum load current capability of 1.4A.

3. 3G PA power, VPA

VPA regulator is a DC-DC step-down converter which provides 0.5V to 3.4V programmable output voltage (0.1V per step) and sources 600mA current at 3.4V and 100mA at 0.5V for 3G PA application.


### 3.2.4 Low Dropout Regulator (LDOs) and Reference

MT6350 integrates 24 LDOs optimized for their given functions by balancing quiescent current, dropout voltage, line/load regulation, ripple rejection and output noise.

A low-dropout regulator (LDO) is capable of maintaining its specified output voltage over a wide range of load current and input voltage, down to a very small difference between input and output voltages.

There are several features in the design of LDO, including discharge control, soft start and current limit. Before LDO is enabled, the output pin of LDO should be discharged first to avoid voltage accumulation on the capacitance. Soft-start limits inrush current and controls output-voltage rise time during power-up. Current limit is the current protection to limit LDO’s output current and power dissipation.

There are three types of LDOs in the MT6350 PMIC. The analog LDO is optimized for low-frequency ripple rejection in order to reject the ripple coming from the burst of RF power amplifier. The digital IO LDO is a linear regulator optimized for very low quiescent current. The single-step RTC LDO is a linear regulator that can charge up a capacitor-type backup coin cell, which also supplies the RTC module even at the absence of the main battery. The single-step LDO features the reverse current protection and is optimized for ultra-low quiescent current while sustaining the RTC function as long as possible.



**Figure 3-6. LDO block diagram**

**Table 3-2. LDO types and brief specifications**

Type	LDO name	Vout (Volt)	I <sub>max</sub> (mA)	Application
ALDO	VCN28	2.8	30	RF chip
ALDO	VTCXO	2.2	20	13/26MHz reference clock
ALDO	VA	2.8	150	Analog baseband
ALDO	VCAMA	2.8	150	Analog power for camera module
DLDO	VCN_3V3	3.3/3.4/3.5/3.6	350	WIFI
DLDO	VIO28	2.8	200	Digital IO
DLDO	VSIM1	1.8/3.0	50	1 <sup>st</sup> SIM card
DLDO	VSIM2	1.8/3.0	50	2 <sup>nd</sup> SIM card
DLDO	VUSB	3.3	20	USB
DLDO	VGP1	1.2/1.3/1.5/1.8/2.0 2.8/3.0/3.3	100	General purpose LDO
DLDO	VGP2	1.2/1.3/1.5/1.8/2.0 /2.5/2.8/3.0	100	General purpose LDO
DLDO	VEMC_3V3	3.0/3.3	400	3.3V EMMC
DLDO	VCAM_AF	1.2/1.3/1.5/1.8/2.0 2.8/3.0/3.3	100	AF application
DLDO	VMC	1.8/3.3	100	SD 2.0/3.0 memory card
DLDO	VMCH	3.0/3.3	400	SD 3.0 memory card
DLDO	VIBR	1.2/1.3/1.5/1.8/2.0 2.8/3.0/3.3	100	Vibrator

Type	LDO name	Vout (Volt)	I <sub>max</sub> (mA)	Application
RTCLDO	VRTC	2.8	2	Real-time clock
VSYS LDO	VM	1.24/1.39/1.54/1.84	700	Memory power
VSYS LDO	VRF18	1.825	200	RF application
VSYS LDO	VIO18	1.8	300	IO pad power
VSYS LDO	VCAMD	1.2/1.3/1.5/1.8	150	Camera application
VSYS LDO	VCAM_IO	1.8	100	Camera IO application
VSYS LDO	VGP3	1.2/1.3/1.5/1.8	200	General purpose LDO
VSYS LDO	VCN18	1.8	120	General purpose LDO

1. Digital IO LDO (VIO28)

The digital IO LDO is a regulator that sources 200mA (max.) with fixed 2.8V output voltage. The LDO supplies the BB circuitry in the handset and is optimized for a very low quiescent current. The VIO28 LDO is powered on as soon as the system enters the switched-on/stand-by mode. Besides, the output voltage/current will fold-back as over-current/hard-short occurs.

2. eMMC LDO (VEMC\_3V3)

VEMC\_3V3 and VEMC\_1V8 LDOs are regulators used to supply eMMC memory module that will power on as soon as the system enters the switched-on/stand-by mode. They are optimized for a very low quiescent current. Besides, the output voltage/current will fold-back as over-current/hard-short occurs.

3. LDO (VGP1/VGP2)

The general-purpose LDOs are regulators that are designed to source 100mA (max.) with programmable output voltage. The LDOs are reserved to supply the external modules in the handset and is optimized for a very low quiescent current. General-purpose LDOs can be enabled through the SPI interface.

4. Vibrator power LDO (VIBR)

The vibrator power LDO is a regulator that sources 100mA (max.) with programmable output voltage. The LDO supplies the vibrator circuitry in the handset and is optimized for a low-quiescent current. VIBR LDO can be enabled through the SPI interface. Besides, the folded-back OC protection is also available.

5. AF application LDO (VCAM\_AF)

The AF application LDO is a regulator that sources 100mA (max.) with programmable output voltage.

6. Memory card power LDO (VMC)

The memory card power LDO is a regulator that sources 100mA (max.) with programmable output voltage. The LDO supplies the memory card circuitry in the handset and is optimized for a

low-quiescent current. VMC LDO will power on as soon as the system enters the switched-on/stand-by mode. Besides, the folded-back OC protection is also available.

7. SD3.0 memory card power LDO (VMCH)

The SD3.0 memory card power LDO is a regulator that sources 400mA (max.) with programmable output voltage. The LDO supplies the SD3.0 memory card circuitry in the handset and is optimized for a low-quiescent current. VMCH LDO will power on as soon as the system enters the switched-on/stand-by. Besides, the folded-back OC protection is also available.

8. SIM LDO (VSIM1)

The SIM LDO is a regulator that sources 50mA (max.) based on the supply specs of subscriber identity module (SIM) card. The VSIM1 LDO supplies the SIMs in the handset and is controlled independently of the other LDOs. Besides, the folded-back OC protection is also available.

9. 2<sup>nd</sup> SIM LDO (VSIM2)

The SIM LDO is a regulator that sources 50mA (max.) with programmable output voltages based on the supply specs of subscriber identity module (SIM) card. The VSIM2 LDO supplies the second SIM card in the handset and is controlled independently of the other LDOs. Besides, the folded-back OC protection is also available.

10. Analog camera LDO (VCAMA)

The analog camera LDO is a regulator that sources 150mA (max.) with programmable 1.5/1.8/2.5/2.8V output voltage. The LDO supplies the camera circuitry in the handset and is optimized for a very low frequency ripple rejection in order to reject the ripple coming from the burst of RF power amplifier at 217Hz. VCAMA LDO can be enabled through the SPI interface. Besides, the folded-back OC protection is also available.

11. Analog LDO (VA)

The analog LDO is a regulator that sources 150mA (max.) output voltage. The LDO supplies the analog sections of the BB chipsets and is optimized for low-frequency ripple rejection in order to reject the ripple coming from the burst of RF power amplifier at 217Hz. VA LDO is powered on as soon as the system enters the switched-on/stand-by mode. Besides, the output voltage/current will fold-back as over-current/hard-short occurs.

12. TCXO LDO (VTCXO)

TCXO LDO is a regulator that sources 20mA (max.) with a 2.2V output voltage. The LDO supplies the temperature compensated crystal oscillator, which needs its own ultra-low noise supply and very good ripple rejection ratio.

13. GPS LDO (VCN28)

The analog LDO is a regulator that sources 30mA (max.) with fixed 2.8V output voltage. The LDO supplies the GPS in the handset

14. WIFI LDO (VCN\_3V3)



The analog LDO is a regulator that sources 240mA (max.) with 3.3/3.4/3.5/3.6V output voltage. The LDO supplies the WIFI in the handset

15. USB LDO (VUSB)

The digital IO LDO is a regulator that sources 20mA (max.) with fixed 3.3V output voltage. The LDO supplies the BB circuitry in the handset and is optimized for a very low quiescent current. VIO LDO is powered on as soon as the system enters the switched-on/stand-by mode. Besides, the output voltage/current will fold-back as over-current/hard-short occurs.

16. RTC LDO (VRTC)

PMIC features a RTC LDO that keeps RTC alive for a long time after the battery has been removed. The LDO charges a backup battery on the BAT\_BACKUP pin to ~ 2.8V. In addition, when the battery is removed, it prevents the backup battery from leaking back to VBAT. When the backup battery is fully charged, the high backup battery voltage will be with low reverse current leakage.

17. Reference voltage output (VREF)

The reference voltage output is a low-noise, high-PSRR and high-precision reference with a guaranteed accuracy of 1.5% over temperature. The output is used as the system's reference for MT6350 internally. For accurate regulator and charger output voltage, DO NOT load the reference voltage. Bypass it to GND with a minimum 100nF external capacitor.

18. Memory Power (VM)

VM is a high-current buck converter to provide a highly-efficient power supply for the handset's external memory power (DDR2 and DDR3). Powering from a Li-ion battery, VM steps down the input voltage from 3.4 ~ 4.4V to the typical output voltage of 1.24V/1.39V/1.54V/1.84V.

19. IO Power (VIO18)

VIO18 is a high-current buck converter to provide a highly-efficient power supply for the handset's I/O power. Powering from a Li-ion battery, VIO18 steps down the input voltage from 3.4 ~ 4.4V to the typical output voltage of 1.8V with a maximum load current capability of 300mA.

20. RF Power (VRF18)

VRF18 is a buck converter to provide a highly-efficient power supply for the handset's RF power. Powering from a Li-ion battery, VRF18 steps down the input voltage from 3.4 ~ 4.4V to the typical output voltage of 1.825V with a maximum load current capability of 200mA.

21. LDO (VGP3)

VGP3 is a buck converter to provide a highly-efficient power supply for the handset's module power. Powering from a Li-ion battery, VGP3 steps down the input voltage from 3.4 ~ 4.4V to the typical output voltage of 1.2/1.3/1.5/1.8V with a maximum load current capability of 200mA.

22. Digital camera LDO (VCAMD)

VCAMD is a buck converter to provide a highly-efficient power supply for the handset's camera power. Powering from a Li-ion battery, VCAMD steps down the input voltage from 3.4 ~ 4.4V to the typical output voltage of 1.2/1.3/1.5/1.8V with a maximum load current capability of 150mA.

23. LDO (VCAM\_IO)

VCAM\_IO is a buck converter to provide a highly-efficient power supply for the handset's camera IO power. Powering from a Li-ion battery, VCAM\_IO steps down the input voltage from 3.4 ~ 4.4V to the typical output voltage of 1.8V with a maximum load current capability of 100mA.

24. LDO (VCN18)

VCN18 is a buck converter to provide a highly-efficient power supply for the handset's power. Powering from a Li-ion battery, VCN18 steps down the input voltage from 3.4 ~ 4.4V to the typical output voltage of 1.8V with a maximum load current capability of 120mA.

### 3.2.5 Drivers

MT6350 supports 4 indicator LED drivers at most. Besides, it provides the drivers for keypad LED and Flash light LED.

#### 3.2.5.1 Indicator LED Driver

For indicator configuration, MT6350 supports up to 4 LEDs with 6-step programmable current in each channel. The LEDs are supplied by the battery voltage. The LED current are controlled by the current sinks in MT6350. The brightness of the LEDs can be controlled by tuning the current for current sinks or switching on/off the current sinks through dimming control. The dimming frequency and duty can be programmed by registers through the SPI interface. For more details, refer to the "Dimming Control" section.

#### 3.2.5.2 Dimming Control

The intensity of the backlight WLED and keypad LED can be adjusted by dimming control. Although they can be controlled separately, the concepts are the same. It can be controlled by programming some internal registers to change the on/off pulse duty cycle and frequency.

#### 3.2.5.3 Pulse Duty Cycle

For all drivers, the output duty cycle is adjusted by selecting the corresponding driver's PWM\_DUTY value according to the following relationship:

$$(VIBR/KP/FLASH/BL) \text{ PWM duty cycle} = (PWM\_DUTY + 1) \text{ high's, and } 32 - (PWM\_DUTY + 1) \text{ low's}$$

, where PWM\_DUTY ranges from 0 to 31.

### 3.2.5.3.1 Frequency

For all drivers, the output frequency is changed by adjusting the corresponding driver's PWM\_DIV value according to the following relationship:

$$(ISINK) \text{ PWM frequency} = 1M / (PWM\_DIV + 1) / 32$$

, where PWM\_DIV is 0~312499.

For FLASH, the output frequency is changed by adjusting PWM\_DIV. The output frequency is governed by:


$$(FLASH/KP) \text{ PWM frequency} = 1M / (PWM\_DIV + 1) / 32$$

, where PWM\_DIV ranges from 0 to 255.


## 3.2.6 Audio CODEC and Accessory Detection

### 3.2.6.1 Block Descriptions

The block diagram of audio codec is illustrated below. The audio uplink path is composed of PGA and audio ADC. There are three input pairs of the uplink path to support dual-MIC, earphone-MIC and digital MIC. The audio downlink is composed of stereo audio DACs, stereo headphone drivers and mono voice drivers. High-fidelity audio is reproduced on headphones and clear mobile speech on earpiece is driven by voice drivers. The necessary MIC bias voltages and multi-key accessory detection are also provided by this completed audio codec.



(a) Audio/speech uplink and accessory detection



(b) Audio/speech downlink

Figure 3-7. Audio CODEC block diagram

### 3.2.6.2 Functional Specifications

Symbol	Parameter	Min	Typ	Max	Unit
--------	-----------	-----	-----	-----	------

Symbol	Parameter	Min	Typ	Max	Unit
<b>DAC to Audio Buffer Output (Single-ended Output, AU_HPL/R; R<sub>LOAD</sub> = 32)</b>					
Temp = 25deg, 1kHz sinusoid signal, F <sub>S,DL</sub> = 48kHz, Gain = +0dB, 16bit audio data (default)					
P <sub>OUT</sub>	Maximum output power @<0.1% THD		22		mW
SNR <sup>(1)</sup>	Signal to Noise Ratio (A-weighted)		90		dB(A)
THD	Total Harmonic Distortion (THD)				dB
	@P <sub>OUT</sub> = 2mW		-80		
	@P <sub>OUT</sub> = 10mW		-79		
	@P <sub>OUT</sub> = 22mW		-60		
THD+N	THD Plus Noise (THD+N)				dB
	@P <sub>OUT</sub> = 2mW		-78		
	@P <sub>OUT</sub> = 10mW		-78		
	@P <sub>OUT</sub> = 22mW		-58		
N <sub>FOUT</sub>	Output Noise Floor (A-weighted)		15		μVrms(A)
R <sub>LOAD</sub>	Output Resistor Load (headphone)	16	32		Ω
C <sub>LOAD</sub>	Output Capacitor Load			250	pF
APGR <sub>DL</sub>	Analog Programmable Gain Range	-5		9	dB
APGS <sub>DL</sub>	Analog Programmable Gain Step		2		dB
X <sub>TLR</sub>	L/R Channel Crosstalk @1kHz		-86		dB
PSRR	Power Supply Rejection Ratio (from AVDD28_ABB to AU_HPL/R)		42		dB
<b>DAC to Audio Buffer Output (Single-ended Output, AU_HPL/R; R<sub>LOAD</sub> = 16)</b>					
Temp = 25deg, 1kHz sinusoid signal, F <sub>S,DL</sub> = 48kHz, Gain = +0dB, 16bit audio data (default)					
P <sub>OUT</sub>	Maximum output power @<0.1% THD		33.8		mW
SNR <sup>(1)</sup>	Signal to Noise Ratio (A-weighted)		93		dB(A)
THD	Total Harmonic Distortion (THD)				dB
	@P <sub>OUT</sub> = 2mW		-80		
	@P <sub>OUT</sub> = 10mW		-78		
	@P <sub>OUT</sub> = 22.5mW		-78		
THD+N	THD Plus Noise (THD+N)				dB
	@P <sub>OUT</sub> = 2mW		-76		
	@P <sub>OUT</sub> = 10mW		-77		
	@P <sub>OUT</sub> = 22.5mW		-77		
N <sub>FOUT</sub>	Output Noise Floor (A-weighted)		15		μVrms(A)

Note1: Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer

Note2: The output voltage range of both audio and voice buffer outputs are within [AVSS28, AVDD28]

Symbol	Parameter	Min	Typ	Max	Unit
--------	-----------	-----	-----	-----	------

Symbol	Parameter	Min	Typ	Max	Unit
<b>DAC to Voice Buffer Output (Differential Outputs, AU_HSP/N; R<sub>LOAD</sub> = 32)</b>					
Temp = 25deg, 1kHz sinusoid signal, F <sub>S,DL</sub> = 48kHz, Gain = +0dB, 16bit audio data (default)					
P <sub>OUT</sub>	Maximum output power @<1% THD		85		mW
SNR <sup>(1)</sup>	Signal to Noise Ratio (A-weighted)		92		dB(A)
THD	Total Harmonic Distortion (THD)				dB
	@P <sub>OUT</sub> = 10mW		-77		
	@P <sub>OUT</sub> = 50mW		-74		
THD+N	THD Plus Noise (THD+N)				dB
	@P <sub>OUT</sub> = 10mW		-76		
	@P <sub>OUT</sub> = 50mW		-74		
N <sub>FOUT</sub>	Output Noise Floor (A-weighted)		15		μVrms(A)
R <sub>LOAD</sub>	Output Resistor Load (headphone)	16	32		Ω
C <sub>LOAD</sub>	Output Capacitor Load			250	pF
APGR <sub>DL</sub>	Analog Programmable Gain Range	-21		9	dB
APGS <sub>DL</sub>	Analog Programmable Gain Step		2		dB
PSRR	Power Supply Rejection Ratio (from AVDD28_ABB to AU_HSP/N)		42		dB
<b>DAC to Voice Buffer Output (Differential Outputs, AU_HSP/N; R<sub>LOAD</sub> =16)</b>					
Temp = 25deg, 1kHz sinusoid signal, F <sub>S,DL</sub> = 48kHz, Gain = +0dB, 16bit audio data (default)					
P <sub>OUT</sub>	Maximum output power @<1% THD		118		mW
SNR <sup>(1)</sup>	Signal to Noise Ratio (A-weighted)		90		dB(A)
THD	Total Harmonic Distortion (THD)				dB
	@P <sub>OUT</sub> = 20mW		-74		
	@P <sub>OUT</sub> = 100mW		-70		
THD+N	THD Plus Noise (THD+N)				dB
	@P <sub>OUT</sub> = 20mW		-74		
	@P <sub>OUT</sub> = 100mW		-70		
N <sub>FOUT</sub>	Output Noise Floor (A-weighted)		15		μVrms(A)

Note1: Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer

Note2: The output voltage range of both audio and voice buffer outputs are within [AVSS28, AVDD28]

### 3.2.7 Class-AB/D Audio Amplifier

MT6350 has built-in one channel high efficiency class AB/D audio power amplifier capable of delivering 0.7 watt of power on an 8 ohm BTL load from a 3.7V battery supply. Over-current protection is integrated. MT6350 also has built-in receiver mode for 2-in-1 loudspeaker. This built-in

receiver mode supports multi-purpose loudspeaker without any extra BOM cost. The output power can reach 97mW onto 8 ohm speaker load. The block diagram is shown below.




Figure 3-8. Block diagram of class-AB/D

### 3.2.8 Fuel Gauge

The fuel gauging system includes utilizes the measurement ADC (AUXADC) for battery voltage and temperature measurement. The battery state-of-charge (SOC) estimation is performed by the software using the two measuring methods.

The principle of operation of the fuel gauge relies on a combination of Coulomb counting and light load battery voltage measurement. Coulomb counting provides an estimate of the charge that has been withdrawn or delivered to the battery, while battery voltage measurement proves a good estimate of the battery SOC under low-load conditions. The battery voltage measurement compensates for error accumulation during the current integration inherent in Coulomb counting.

### 3.2.9 AUXADC

#### 3.2.9.1 Block Descriptions

The auxiliary ADC includes the following functional blocks:

1. Analog multiplexer: Selects signal from one of the sixteen input pins. Real-world messages to be monitored, e.g. temperature, should be transferred to the voltage domain.
2. 15-bit A/D converter: Converts the multiplexed input signal to 15-bit digital data.

Channel	Application	Input range [V]
0	BATSNS	0.1 ~ 4.4
1	ISENSE	0.1 ~ 4.4
2	VCDT	0.1 ~ 1.2
3	BATON	0.1 ~ 1.8

Channel	Application	Input range [V]
4	THR_SENSE1	0.1 ~ 1.2
5	ACCDET	0.1 ~ 1.8
7	GPS	0.1 ~ 1.8
others	Internal use	N/A

### 3.2.9.2 Functional Specifications

The functional specifications of the auxiliary ADC are listed in the following table.

**Table 3-3. Functional specifications of auxiliary ADC**

Symbol	Parameter	Min.	Typ.	Max.	Unit
N	Resolution		15		Bit
FC	Data rate		1		kHz
CIN	Input capacitance Unselected channel			50	fF
	Selected channel			1	pF
RIN	Input resistance Unselected channel	400			MΩ
	Selected channel	1			MΩ
SNR	Signal to noise ratio		85		dB
T	Operating temperature	-20		80	°C
Iq	Current consumption				
	Power-up			2	mA
	Power-down			1	μA

### 3.2.10 Real-time Clock

The Real Time Clock (RTC) module provides time and data information. The clock is based on a 32.768kHz oscillator with an independent power supply. When the mobile handset is powered off, a dedicated regulator supplies the RTC block. If the main battery is not present, a backup supply such as a small mercury cell battery or a large capacitor will be used. In addition to providing timing data, an alarm interrupt is generated and can be used to power up the baseband core via the BBWAKEUP pin. Regulator interrupts corresponding to seconds, minutes, hours and days can be generated whenever the time counter value reaches a maximum value (e.g. 59 for seconds and minutes, 23 for hours, etc.). The year span is supported up to 2,127. The maximum day-of-month values, which depend on the leap year condition, are stored in the RTC block.

#### 3.2.10.1 32kHz Crystal Oscillator (XOSC32)

The low-power 32-kHz crystal oscillator XOSC32 is designed to work with an external piezoelectric 32.768kHz crystal and a load composed of two functional capacitors. The key performance is shown in the table below.



**Table 3-4. Functional specifications of XOSC32**

Symbol	Parameter	Min.	Typical	Max.	Unit
VRTC	RTC module power	1.0(*)	2.8	3.0	V
Tosc	Start-up time			1	sec
Dcyc	Duty cycle	35	50		%
TR	Rise time on XOSCOU		TBD		ns/pF
TF	Fall time on XOSCOU		TBD		ns/pF
	Current consumption			5	μA
T	Operating temperature	-20		80	°C

The minimum VRTC value means if the crystal oscillator starts up successfully, the minimum VRTC for the clock to still be alive is 1V.

Since the crystal parameters determine the oscillation allowance, here are a few recommendations of the crystal parameters to be used well with XOSC32 in MT6350.

**Table 3-5. Recommended parameters of 32kHz crystal**

Symbol	Parameter	Min	Typical	Max	Unit
F	Frequency range		32768		Hz
GL	Drive level			1	uW
Δf/f	Frequency tolerance		+/- 20		ppm
ESR	Series resistance		50	70	KΩ
Co	Static capacitance		0.9	2	pF
CL	Load capacitance	6		12.5	pF

Under such CL range and crystal, the -R is bigger than 3 times. If CL is selected being larger, the frequency accuracy will be decreased, and the -R will degrade too.


### 3.2.11 Interrupt and Watchdog

#### 3.2.11.1 Interrupt

There are 9 groups of interrupts for MT6350 to inform BB IC:

1. Key pressed and released interrupt
  - PWRKEY: Interrupt is issued when PWRKEY is pressed (and released, set by the register). After receiving the interrupt, the software will read the PWRKEY\_DEB status to see if it is pressed or released.
  - FCHRKEY: Interrupt is issued when FCHRKEY is pressed (and released, set by the register). After receiving the interrupt, the software will read the FCHR\_DEB status to see if it is pressed or released.
2. Thermal interrupt

MT6350 issues THR\_H interrupt for the software high power latch if PMIC die temperature is over 125°C and issues THR\_L for software latch release if PMIC die temperature goes from 125°C back to under 110°C.



3. Charger related interrupt

There are several interrupts supported for charger control:

- CHRDET
- OV
- WATCHDOG
- BVALID\_DET
- VBATON\_UNDET

4. Battery voltage/current H/L interrupt

VBAT detected by AUXADC

If VBAT is higher than the threshold specified by a register setting, the HIGHBATTERY interrupt will be issued. If VBAT is lower than the threshold specified by another register setting, the LOWBATTERY interrupt will be issued.

5. Speaker OC interrupt

MT6350 supports speaker OC interrupt generation which uses PWM detection method.

6. BUCK OC interrupt

MT6350 has 8 bucks and each has its individual interrupt which uses PWM detection method.

- VPA\_OC
- VSYS\_OC
- VPROC\_OC

7. LDO OC interrupt

MT6350 supports LDO OC interrupt generation. It will be issued if any one of the LDOs has OC condition.

8. RTC interrupt

9. AUDIO interrupt

Audio interrupt can inform AP playback of the audio status.

10. ACCDET interrupt

This is for headphone detection.

**Table 3-6. MT6350 interrupt table**

STRUP	PWRKEY	RG_INT_EN_PWRKEY	0x0160 bit5	RG_INT_STATUS_PWRKEY	0x0172 bit5	edge(rising & falling)	1	50ms (in STRUP)	Write 1 Clear
STRUP	FCHRKEY	RG_INT_EN_FCHRKEY	0x0166 bit1	RG_INT_STATUS_FCHRKEY	0x0174 bit1	edge(rising & falling)	0	50ms (in STRUP)	Write 1 Clear
STRUP	THR_H	RG_INT_EN_THR_H	0x0160 bit7	RG_INT_STATUS_THR_H	0x0172 bit7	edge(rising)	0	50ms (in STRUP)	Write 1 Clear
STRUP	THR_L	RG_INT_EN_THR_L	0x0160 bit6	RG_INT_STATUS_THR_L	0x0172 bit6	edge(rising)	0	50ms (in STRUP)	Write 1 Clear
Charger	CHRDET	RG_INT_EN_CHRDET	0x0160 bit10	RG_INT_STATUS_CHRDET	0x0172 bit10	edge(rising & falling)	1	50ms (in STRUP)	Write 1 Clear
Charger	OV	RG_INT_EN_OV	0x0160 bit11	RG_INT_STATUS_OV	0x0172 bit11	edge(rising)	1	4us (in PCHR_DIG)	Write 1 Clear
Charger	BVALID_DET	RG_INT_EN_BVALID_DET	0x0160 bit9	RG_INT_STATUS_BVALID_DET	0x0172 bit9	level (high active)	1	0/100/200/400us (in INTCTRL)	Write 1 Clear
Charger	VBATON_UNDET	RG_INT_EN_VBATON_UNDET	0x0160 bit8	RG_INT_STATUS_VBATON_UNDET	0x0172 bit8	level (high active)	1	0/100/200/400us (in INTCTRL)	Write 1 Clear
Charger	WATCHDOG	RG_INT_EN_WATCHDOG	0x0160 bit4	RG_INT_STATUS_WATCHDOG	0x0172 bit4	level (high active)	1	No	Write 1 Clear
Auxadc	BAT_H	RG_INT_EN_BAT_H	0x0160 bit3	RG_INT_STATUS_BAT_H	0x0172 bit3	level (high active)	0	V (in AUXADC)	Write 1 Clear
Auxadc	BAT_L	RG_INT_EN_BAT_L	0x0160 bit2	RG_INT_STATUS_BAT_L	0x0172 bit2	level (high active)	0	V (in AUXADC)	Write 1 Clear
Speaker	SPKL	RG_INT_EN_SPKL	0x0160 bit1	RG_INT_STATUS_SPKL	0x0172 bit1	level (high active)	0	V (in SPK)	Write 1 Clear
Speaker	SPKL_AB	RG_INT_EN_SPKL_AB	0x0160 bit0	RG_INT_STATUS_SPKL_AB	0x0172 bit0	level (high active)	0	V (in SPK)	Write 1 Clear
RTC	RTC	RG_INT_EN_RTC	0x0166 bit4	RG_INT_STATUS_RTC	0x0174 bit4	level (low active)	0	No	Write 1 Clear
Audio	AUDIO	RG_INT_EN_AUDIO	0x0166 bit3	RG_INT_STATUS_AUDIO	0x0174 bit3	level (high active)	0	No	Write 1 Clear
Accdet	ACCDDET	RG_INT_EN_ACCDET	0x0166 bit2	RG_INT_STATUS_ACCDET	0x0174 bit2	level (high active)	0	No	Write 1 Clear
Regulator	VPA_OC	RG_INT_EN_VPA	0x0166 bit7	RG_INT_STATUS_VPA	0x0174 bit7	level (high active)	0	PMW deb (in INTCTRL)	Write 1 Clear
Regulator	VSYS_OC	RG_INT_EN_VSYS	0x0166 bit6	RG_INT_STATUS_VSYS	0x0174 bit6	level (high active)	0	PMW deb (in INTCTRL)	Write 1 Clear



**MT6350**  
**PMIC Datasheet**  
**Confidential A**


Regulator	VPROC_OC	RG_INT_EN_VPROC	0x0166 bit5	RG_INT_STATUS_VPROC	0x0174 bit5	level (high active)	0	PMW deb (in INTCTRL)	Write 1 Clear
LDO	LDO_OC	RG_INT_EN_LDO	0x0166 bit0	RG_INT_STATUS_LDO	0x0174 bit0	level (high active)	1	100/200/400/800us (in INTCTRL)	Write 1 Clear

**3.2.11.2 Watchdog**


Watchdog is used to monitor whether the baseband is still awake while charging. The user can set up the time-out threshold by TIMEOUT\_GEAR. They are 4s, 8s, 16s, and 32s respectively. The figure below is the state diagram of watchdog. Watchdog timer starts to count when the charger enabling register is set. If the software does not write the specific register within designated time, the watchdog will time out and issue interrupts. It means that the watchdog is also one type of interrupt source in addition to those described in 3.2.11.1. The software can select a proper time-out value by setting up the time-out gear register. Like most of the interrupt mechanism mentioned above, the watchdog interrupt is write-clear.

PMIC can start to charge only when the charger is detected, charger enabling register is set, and watchdog is not timed-out. If one of the three conditions is false, the charging will be prohibited.

CHARGER related



Chr en:



**Figure 3-7. Watchdog**

**3.2.12 SIMLS**

The SIM card interface (SIM interface) voltage level shift provides level shifting required for low-voltage GSM controller

There are two SIM card interface modules to support two SIM cards simultaneously in Baseband. SIM card interface go through PMU circuit, then it connects to SIM CARD. The SIMLS circuit meets all ETSI and IMT-2000 SIM interface requirements. It provides level shifting for low-voltage GSM controller to communicate with either 1.8V or 3V SIM cards. All SIM cards contain a clock input, a

reset input and a bi-directional data input/output. The clock and reset inputs to SIM cards are level shifted from the supply of digital IO (Vio) of baseband to the SIM supply (Vsim).

All pins that are connected to the SIM card (Vsim, SRST, SCLK, SIO) withstand over 2kV HBM (Human Body Mode) ESD. In order to ensure proper ESD protection, careful board layout is required.

### 3.2.12.1 Block Descriptions




Figure 3-8. SIMLS circuit block diagram

### 3.2.12.2 Characteristics

Table 3-7. SIMLS specifications

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
<b>Interface to 3V SIM card</b>						
	Output low of SRST	I = 200μA			0.36	V
	Output high of SRST	I = -200μA	0.9*VSIM			V
	Output low of SCLK	I = 200μA			0.4	V
	Output high of SCLK	I = -100μA	0.9*VSIM			V
	Input/Output low of SIO	I = -1mA			0.4	V
	Input/Output high of SIO	I = ±20μA	VSIM-0.4			V
	(Iil) Pull high current of SIO	Vil = 0V			-1	mA
<b>Interface to 1.8V SIM card</b>						
	Output low of SRST	I = 200μA			0.2*VSIM	V
	Output high of SRST	I = -200μA	0.9*VSIM			V

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	Output low of SCLK	I = 200μA			0.12*VSIM	V
	Output high of SCLK	I = -100μA	0.9*VSIM			V
	Input/Output low of SIO	I=-1mA			0.15*VSIM	V
	Input/Output high of SIO	I=+/-20uA	VSIM-0.4			V
	(Iil)Pull high current of SIO	ViL=0V			-1	mA
<b>SIM card interface timing</b>						
	SIO pull-up resistance to VSIM		4	5	6	kΩ
	SRST, SIO rise/fall times	VSIM = 3, 1.8V, load with 30pF			1	μs
	SCLK rise/fall times	VSIM = 3V, CLK load with 30pF			18	ns
		VSIM = 1.8V, CLK load with 30pF			50	ns
	SCLK frequency	CLK load with 30pF			5	MHz
	SCLK duty cycle	SIMCLK Duty = 50%, fsimclk = 5MHz	47		53	%

Ability of driving of SIM1\_SIO and SIM2\_SIO are from the PAD of SIMx\_SIO on BB.




Figure 3-9. SIMIO circuit

### 3.2.13 SPI Interface

PMIC uses a 4-wire interface consisting of a clock, a chip select and two data signals (MOSI and MISO) to connect to BB. This serial-parallel interface allows BB to write commands to and read status from PMIC.


#### 3.2.13.1 Data Format

The pre-defined SPI format consists of two modes: Single I/O mode and dual I/O mode. Single I/O always uses MOSI and MISO as output and input respectively. Dual I/O use both MOSI and MISO to be output and input to achieve better channel usage. The format conveys information of R/W




direction, 15-bit address (bit 14 to bit 0) and 16-bit data, and both addresses and data are MSB first. The operation waveform of SPI is illustrated as below. The SPI slave in PMIC latch data sent from the master at rising edge of clock, and output data at falling edge of clock. The parameter  $t_{CSLEXT\_START}$ ,  $t_{RDUMMY}$  and  $t_{CSLEXT\_END}$  are fully configurable through command registers (in BB instead of PMIC) as illustrated in the figures below.

**SPI format:**



**SPI parameter configuration:**



### 3.2.14 GPIO List

**Table 3-8. MT6350 GPIO list**

Pin Name	Aux Func.0	Aux Func.1	PU/PD	PullEn	PullSel	Mode
PAD_INT	GPIO0	<b>O:INT</b>	PU/PD	1	0	1
PAD_SRCLKEN	GPIO1	<b>I1:SRCLKEN</b>	PU/PD	1	0	1
PAD_RTC_32K1V8	GPIO2	<b>O:RTC_32K1V8</b>	PU/PD	0		1
PAD_SPI_CLK	GPIO3	<b>Io:SPI_CLK</b>	PU/PD	1	0	1
PAD_SPI_CSN	GPIO4	<b>I1:SPI_CSN</b>	PU/PD	1	1	1
PAD_SPI_MOSI	GPIO5	<b>Bo:SPI_MOSI</b>	PU/PD	1	0	1
PAD_SPI_MISO	GPIO6	<b>Bo:SPI_MISO</b>	PU/PD	1	0	1
PAD_AUD_CLK	GPIO7	<b>Io:AUD_CLK</b>	PU/PD	1	0	1
PAD_AUD_MOSI	GPIO8	<b>Io:AUD_MOSI</b>	PU/PD	1	0	1
PAD_AUD_MISO	GPIO9	<b>O:AUD_MISO</b>	PU/PD	1	0	1
PAD_SIM1_AP_SCLK	GPIO10	<b>Io:SIM1_AP_SCLK</b>	PU/PD	0		1
PAD_SIM1_AP_SRST	GPIO11	<b>Io:SIM1_AP_SRST</b>	PU/PD	0		1
PAD_SIM2_AP_SCLK	GPIO12	<b>Io:SIM2_AP_SCLK</b>	PU/PD	0		1
PAD_SIM2_AP_SRST	GPIO13	<b>Io:SIM2_AP_SRST</b>	PU/PD	0		1
PAD_SIMLS1_SCLK	GPIO14	<b>O:SIMLS1_SCLK</b>	PU/PD	0		1
PAD_SIMLS1_SRST	GPIO15	<b>O:SIMLS1_SRST</b>	PU/PD	0		1
PAD_SIMLS2_SCLK	GPIO16	<b>O:SIMLS2_SCLK</b>	PU/PD	0		1
PAD_SIMLS2_SRST	GPIO17	<b>O:SIMLS2_SRST</b>	PU/PD	0		1

### 3.3 Register Table and Descriptions

Module name: PMIC\_REG Base address: (+0h)

Address	Name	Width	Register function
0000	<u>CHR_CON0</u>	16	Charger Control Register 0
0002	<u>CHR_CON1</u>	16	Charger Control Register 1
0004	<u>CHR_CON2</u>	16	Charger Control Register 2
0006	<u>CHR_CON3</u>	16	Charger Control Register 3
0008	<u>CHR_CON4</u>	16	Charger Control Register 4
000C	<u>CHR_CON6</u>	16	Charger Control Register 6
000E	<u>CHR_CON7</u>	16	Charger Control Register 7
001A	<u>CHR_CON13</u>	16	Charger Control Register 13
001E	<u>CHR_CON15</u>	16	Charger Control Register 15
0020	<u>CHR_CON16</u>	16	Charger Control Register 16
0022	<u>CHR_CON17</u>	16	Charger Control Register 17
0024	<u>CHR_CON18</u>	16	Charger Control Register 18
0026	<u>CHR_CON19</u>	16	Charger Control Register 19
002C	<u>CHR_CON22</u>	16	Charger Control Register 22
002E	<u>CHR_CON23</u>	16	Charger Control Register 23
0036	<u>CHR_CON27</u>	16	Charger Control Register 27
0038	<u>CHR_CON28</u>	16	Charger Control Register 28
003C	<u>STRUP_CON0</u>	16	STRUP Control Register 0
003E	<u>STRUP_CON2</u>	16	STRUP Control Register 2
0040	<u>STRUP_CON3</u>	16	STRUP Control Register 3
0044	<u>STRUP_CON5</u>	16	STRUP Control Register 5
004A	<u>STRUP_CON8</u>	16	STRUP Control Register 8
004C	<u>STRUP_CON9</u>	16	STRUP Control Register 9
004E	<u>STRUP_CON10</u>	16	STRUP Control Register 10
0052	<u>SPK_CON0</u>	16	Speaker Control Register 0
0056	<u>SPK_CON2</u>	16	Speaker Control Register 2
005E	<u>SPK_CON6</u>	16	Speaker Control Register 6
0062	<u>SPK_CON8</u>	16	Speaker Control Register 8
0064	<u>SPK_CON9</u>	16	Speaker Control Register 9
006A	<u>SPK_CON12</u>	16	Speaker Control Register 12
011A	<u>TOP_RST_MISC</u>	16	Reset Control Misc
0132	<u>TEST_OUT</u>	16	TEST_OUT
0142	<u>CHRSTATUS</u>	16	CHR Status
0144	<u>TDSEL_CON</u>	16	TDSEL_CON
0146	<u>RDSEL_CON</u>	16	RDSEL_CON
0148	<u>SMT_CON0</u>	16	SMT_CON0
014A	<u>SMT_CON1</u>	16	SMT_CON1
014C	<u>SMT_CON2</u>	16	SMT_CON2
014E	<u>SMT_CON3</u>	16	SMT_CON3

Address	Name	Width	Register function
0150	<u>SMT_CON4</u>	16	SMT_CON4
0152	<u>DRV_CON0</u>	16	DRV_CON0
0154	<u>DRV_CON1</u>	16	DRV_CON1
0156	<u>DRV_CON2</u>	16	DRV_CON2
0158	<u>DRV_CON3</u>	16	DRV_CON3
015A	<u>DRV_CON4</u>	16	DRV_CON4
015C	<u>SIMLS1_CON</u>	16	SIMLS1_CON
015E	<u>SIMLS2_CON</u>	16	SIMLS2_CON
0182	<u>FQMTR_CON0</u>	16	Frequency Meter Control Register 0
0184	<u>FQMTR_CON1</u>	16	Frequency Meter Control Register 1
0186	<u>FQMTR_CON2</u>	16	Frequency Meter Control Register 2
0188	<u>RG_SPI_CON</u>	16	SPI Control Register
018A	<u>DEW_DIO_EN</u>	16	Dual I/O Mode Enable
018C	<u>DEW_READ_TEST</u>	16	Read Test
018E	<u>DEW_WRITE_TEST</u>	16	Write Test
0190	<u>DEW_CRC_SWRST</u>	16	CRC_SWRST
0192	<u>DEW_CRC_EN</u>	16	CRC Enable
0194	<u>DEW_CRC_VAL</u>	16	CRC Value
0196	<u>DEW_DBG_MON_SEL</u>	16	Monitor Flag Group Selection
0198	<u>DEW_CIPHER_KEY_SEL</u>	16	CIPHER Key Selection
019A	<u>DEW_CIPHER_IV_SEL</u>	16	CIPHER Initial Vector Selection
019C	<u>DEW_CIPHER_EN</u>	16	CIPHER Engine Enable
019E	<u>DEW_CIPHER_RDY</u>	16	CIPHER Data Ready
01A0	<u>DEW_CIPHER_MODE</u>	16	CIPHER Mode Enable
01A2	<u>DEW_CIPHER_SWRST</u>	16	CIPHER Soft Reset
01A4	<u>DEW_RDDMY_NO</u>	16	Read Dummy Cycle Number
01A6	<u>DEW_RDATA_DLY_SEL</u>	16	Read Data Delay Configuration
021E	<u>VPROC_CON9</u>	16	VPROC Control Register 9
0304	<u>VPA_CON2</u>	16	VPA Control Register 2
030E	<u>VPA_CON7</u>	16	VPA Control Register 7
0312	<u>VPA_CON9</u>	16	VPA Control Register 9
0330	<u>ISINK0_CON0</u>	16	ISINK0 Control Register 0
0332	<u>ISINK0_CON1</u>	16	ISINK0 Control Register 1
0334	<u>ISINK0_CON2</u>	16	ISINK0 Control Register 2
0336	<u>ISINK0_CON3</u>	16	ISINK0 Control Register 3
0338	<u>ISINK1_CON0</u>	16	ISINK1 Control Register 0
033A	<u>ISINK1_CON1</u>	16	ISINK1 Control Register 1
033C	<u>ISINK1_CON2</u>	16	ISINK1 Control Register 2
033E	<u>ISINK1_CON3</u>	16	ISINK1 Control Register 3
0340	<u>ISINK2_CON0</u>	16	ISINK2 Control Register 0
0342	<u>ISINK2_CON1</u>	16	ISINK2 Control Register 1
0344	<u>ISINK2_CON2</u>	16	ISINK2 Control Register 2

Address	Name	Width	Register function
0346	<u><b>ISINK2 CON3</b></u>	16	ISINK2 Control Register 3
0348	<u><b>ISINK3 CON0</b></u>	16	ISINK3 Control Register 0
034A	<u><b>ISINK3 CON1</b></u>	16	ISINK3 Frequency Register
034C	<u><b>ISINK3 CON2</b></u>	16	ISINK3 Control Register 2
034E	<u><b>ISINK3 CON3</b></u>	16	ISINK3 Control Register 3
0350	<u><b>ISINK ANA0</b></u>	16	ISINKS ACD Interface 0
0354	<u><b>ISINK PHASE DLY</b></u>	16	ISINK Phase Delay
0356	<u><b>ISINK EN CTRL</b></u>	16	ISINK Enable Control
0402	<u><b>ANALDO CON1</b></u>	16	Analog LDO Control Register 1
0404	<u><b>ANALDO CON2</b></u>	16	Analog LDO Control Register 2
0408	<u><b>ANALDO CON4</b></u>	16	Analog LDO Control Register 4
040A	<u><b>ANALDO CON5</b></u>	16	Analog LDO Control Register 5
0410	<u><b>ANALDO CON8</b></u>	16	Analog LDO Control Register 8
0412	<u><b>ANALDO CON10</b></u>	16	Analog LDO Control Register 10
0418	<u><b>ANALDO CON17</b></u>	16	Analog LDO Control Register 17
041C	<u><b>ANALDO CON19</b></u>	16	Analog LDO Control Register 19
041E	<u><b>ANALDO CON20</b></u>	16	Analog LDO Control Register 20
0420	<u><b>ANALDO CON21</b></u>	16	Analog LDO Control Register 21
0500	<u><b>DIGLDO CON0</b></u>	16	Digital LDO control register 0
0502	<u><b>DIGLDO CON2</b></u>	16	Digital LDO control register 2
0504	<u><b>DIGLDO CON3</b></u>	16	Digital LDO control register 3
0506	<u><b>DIGLDO CON5</b></u>	16	Digital LDO control register 5
0508	<u><b>DIGLDO CON6</b></u>	16	Digital LDO control register 6
050A	<u><b>DIGLDO CON7</b></u>	16	Digital LDO control register 7
050C	<u><b>DIGLDO CON8</b></u>	16	Digital LDO control register 8
050E	<u><b>DIGLDO CON9</b></u>	16	Digital LDO control register 9
0512	<u><b>DIGLDO CON11</b></u>	16	Digital LDO Control Register 11
0516	<u><b>DIGLDO CON13</b></u>	16	Digital LDO Control Register 13
0518	<u><b>DIGLDO CON14</b></u>	16	Digital LDO Control Register 14
051A	<u><b>DIGLDO CON15</b></u>	16	Digital LDO Control Register15
0520	<u><b>DIGLDO CON18</b></u>	16	Digital LDO Control Register 18
0522	<u><b>DIGLDO CON19</b></u>	16	Digital LDO Control Register 19
0530	<u><b>DIGLDO CON28</b></u>	16	Digital LDO Control Register 28
0532	<u><b>DIGLDO CON29</b></u>	16	Digital LDO Control Register 29
0534	<u><b>DIGLDO CON30</b></u>	16	Digital LDO Control Register 30
0536	<u><b>DIGLDO CON31</b></u>	16	Digital LDO Control Register 31
0538	<u><b>DIGLDO CON32</b></u>	16	Digital LDO Control Register 32
053C	<u><b>DIGLDO CON34</b></u>	16	Digital LDO Control Register 34
053E	<u><b>DIGLDO CON35</b></u>	16	Digital LDO Control Register 35
0542	<u><b>DIGLDO CON39</b></u>	16	Digital LDO Control Register 39
0544	<u><b>DIGLDO CON40</b></u>	16	Digital LDO Control Register 40
0548	<u><b>DIGLDO CON42</b></u>	16	Digital LDO Control Register 42

Address	Name	Width	Register function
054C	<u>DIGLDO CON44</u>	16	Digital LDO Control Register 44
054E	<u>DIGLDO CON45</u>	16	Digital LDO Control Register 45
0552	<u>DIGLDO CON47</u>	16	Digital LDO Control Register 47
0556	<u>DIGLDO CON49</u>	16	Digital LDO Control Register 49
055A	<u>DIGLDO CON51</u>	16	Digital LDO Control Register 51
055C	<u>DIGLDO CON52</u>	16	Digital LDO Control Register 52
055E	<u>DIGLDO CON53</u>	16	Digital LDO Control Register 53
0560	<u>DIGLDO CON54</u>	16	Digital LDO Control Register 54
0600	<u>EFUSE CON0</u>	16	EFUSE Control Register 0
0602	<u>EFUSE CON1</u>	16	EFUSE Control Register 1
0604	<u>EFUSE CON2</u>	16	EFUSE Control Register 2
0606	<u>EFUSE CON3</u>	16	EFUSE Control Register 3
0608	<u>EFUSE CON4</u>	16	EFUSE Control Register 4
060A	<u>EFUSE CON5</u>	16	EFUSE Control Register 5
060C	<u>EFUSE CON6</u>	16	EFUSE Control Register 6
060E	<u>EFUSE VAL 0 15</u>	16	EFUSE val 0 15
0610	<u>EFUSE VAL 16 31</u>	16	EFUSE val 16 31
0612	<u>EFUSE VAL 32 47</u>	16	EFUSE val 32 47
0614	<u>EFUSE VAL 48 63</u>	16	EFUSE val 48 63
0616	<u>EFUSE VAL 64 79</u>	16	EFUSE val 64 79
0618	<u>EFUSE VAL 80 95</u>	16	EFUSE val 80 95
061A	<u>EFUSE VAL 96 111</u>	16	EFUSE val 96 111
061C	<u>EFUSE VAL 112 127</u>	16	EFUSE val 112 127
061E	<u>EFUSE VAL 128 143</u>	16	EFUSE val 128 143
0620	<u>EFUSE VAL 144 159</u>	16	EFUSE val 144 159
0622	<u>EFUSE VAL 160 175</u>	16	EFUSE val 160 175
0624	<u>EFUSE VAL 176 191</u>	16	EFUSE val 176 191
0626	<u>EFUSE DOUT 0 15</u>	16	EFUSE dout 0 15
0628	<u>EFUSE DOUT 16 31</u>	16	EFUSE dout 16 31
062A	<u>EFUSE DOUT 32 47</u>	16	EFUSE dout 32 47
062C	<u>EFUSE DOUT 48 63</u>	16	EFUSE dout 48 63
062E	<u>EFUSE DOUT 64 79</u>	16	EFUSE dout 64 79
0630	<u>EFUSE DOUT 80 95</u>	16	EFUSE dout 80 95
0632	<u>EFUSE DOUT 96 111</u>	16	EFUSE dout 111
0634	<u>EFUSE DOUT 112 127</u>	16	EFUSE dout 112 127
0636	<u>EFUSE DOUT 128 143</u>	16	EFUSE dout 128 143
0638	<u>EFUSE DOUT 144 159</u>	16	EFUSE dout 144 159
063A	<u>EFUSE DOUT 160 175</u>	16	EFUSE dout 160 175
063C	<u>EFUSE DOUT 176 191</u>	16	EFUSE dout 176 191
063E	<u>EFUSE CON7</u>	16	EFUSE Control Register 7
0640	<u>EFUSE CON8</u>	16	EFUSE Control Register 8
0642	<u>EFUSE CON9</u>	16	EFUSE Control Register 9

Address	Name	Width	Register function
0700	<u>AUDTOP_CON0</u>	16	AUDIO_TOP Config Register 0
0702	<u>AUDTOP_CON1</u>	16	AUDIO_TOP Config Register 1
0704	<u>AUDTOP_CON2</u>	16	AUDIO_TOP Config Register 2
0706	<u>AUDTOP_CON3</u>	16	AUDIO_TOP Config Register 3
0708	<u>AUDTOP_CON4</u>	16	AUDIO_TOP Config Register 4
070A	<u>AUDTOP_CON5</u>	16	AUDIO_TOP Config Register 5
070C	<u>AUDTOP_CON6</u>	16	AUDIO_TOP Config Register 6
070E	<u>AUDTOP_CON7</u>	16	AUDIO_TOP Config Register 7
0710	<u>AUDTOP_CON8</u>	16	AUDIO_TOP Config Register 8
0712	<u>AUDTOP_CON9</u>	16	AUDIO_TOP Config Register 9
0714	<u>AUXADC_ADC0</u>	16	AUXADC ADC Register 0
0716	<u>AUXADC_ADC1</u>	16	AUXADC ADC Register 1
0718	<u>AUXADC_ADC2</u>	16	AUXADC ADC Register 2
071A	<u>AUXADC_ADC3</u>	16	AUXADC ADC Register 3
071C	<u>AUXADC_ADC4</u>	16	AUXADC ADC Register 4
071E	<u>AUXADC_ADC5</u>	16	AUXADC ADC Register 5
0720	<u>AUXADC_ADC6</u>	16	AUXADC ADC Register 6
0722	<u>AUXADC_ADC7</u>	16	AUXADC ADC Register 7
0724	<u>AUXADC_ADC8</u>	16	AUXADC ADC Register 8
0726	<u>AUXADC_ADC9</u>	16	AUXADC ADC Register 9
0728	<u>AUXADC_ADC10</u>	16	AUXADC ADC Register 10
072A	<u>AUXADC_ADC11</u>	16	AUXADC ADC Register 11
072C	<u>AUXADC_ADC12</u>	16	AUXADC ADC Register 12
072E	<u>AUXADC_ADC13</u>	16	AUXADC ADC Register 13
0730	<u>AUXADC_ADC14</u>	16	AUXADC ADC Register 14
0732	<u>AUXADC_ADC15</u>	16	AUXADC ADC Register 15
0738	<u>AUXADC_ADC18</u>	16	AUXADC ADC Register 18
073A	<u>AUXADC_ADC19</u>	16	AUXADC ADC Register 19
073C	<u>AUXADC_ADC20</u>	16	AUXADC ADC Register 20
074E	<u>AUXADC_CON6</u>	16	AUXADC Control Register 6

**0000      CHR\_CON0      Charger Control Register 0      0001**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RGS_VCDT_HV_DET		RGS_CHRDET	RG_CHR_EN	RG_CSDAC_EN		RGS_CHR_DET	RG_VCDT_TH_VEN
Type									RO		RO	RW	RW		RO	RW
Reset									0		0	0	0		0	1

Bit(s)	Mnemonic	Name	Description
7	RGS_VC DT_HV_	RGS_VCDT_HV _DET	<b>Detects charger-in high voltage (with de-bounce)</b> 0: Charge-in voltage < VCDT_HV_VTH

Bit(s)	Mnemonic	Name	Description
			DET 1: Charge-in voltage > VCDT_HV_VTH
5	RGS_CH RDET	RGS_CHRDET	<b>Detects charger-in</b> 0: No valid charger detected 1: Valid charger detected
4	RG_CHR _EN	RG_CHR_EN	<b>Charger enabling setting, which gates CSDAC_EN, PCHR_AUTO and HWCV_EN</b> 0: Disable charger 1: Enable charger
3	RG_CSD AC_EN	RG_CSDAC_EN	<b>Enable CS DAC</b> 0: Disable CS DAC 1: Enable CS DAC
1	RGS_CH R_LDO_ DET	RGS_CHR_LDO _DET	<b>Detects charger LDO</b> If not detected, pulse charger cannot work. 0: Invalid charger LDO 1: Valid charger LDO
0	RG_VCD T_HV_E N	RG_VCDT_HV_ EN	

0002 CHR\_CON1 **Charger Control Register 1** 00F2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RG_VCDT_HV_VTH							
Type									RW							
Reset									1	1	1	1				

Bit(s)	Mnemonic	Name	Description
7:4	RG_VCD T_HV_V TH	RG_VCDT_HV_ VTH	<b>Charger In HV detection threshold</b> Default: 4.3/9.5V for VTHL/VTHH 0000~1000: 4.2V~4.6V with 50mV/step 1001~1100: 6V~7.5V with 500mV/step 1101~1111: 8.5V~10.5V with 1000mV/step

0004 CHR\_CON2 **Charger Control Register 2** 0004

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RGS_VB AT_ CC_ DET	RGS_VB AT_ CV_ DET	RGS_CS _DE T		RG_CS_ EN		RG_VBA T_C V_E N	
Type									RO	RO	RO		RW		RW	
Reset									0	0	0		0		0	

Bit(s)	Mnemonic	Name	Description
7	RGS_VB AT_CC_ DET	RGS_VBAT_CC_ DET	<b>VBAT voltage detection for CC</b> 0: VBAT voltage < VBAT_CC_VTH 1: VBAT voltage > VBAT_CC_VTH
6	RGS_VB AT_CV_ DET	RGS_VBAT_CV_ DET	<b>VBAT voltage detection for CV</b> 0: VBAT voltage < VBAT_CV_VTH



Bit(s)	Mnemonic	Name	Description
5	RGS_CS_DET	RGS_CS_DET	1: VBAT voltage > VBAT_CV_VTH <b>Detects current sense voltage</b> 0: CS voltage < CS_VTH 1: CS voltage > CS_VTH
3	RG_CS_EN	RG_CS_EN	<b>Enables current sense voltage detection comparator</b> 0: Disable 1: Enable
1	RG_VBAT_CV_EN	RG_VBAT_CV_EN	

**0006**      CHR\_CON3      **Charger Control Register 3**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RG_VBAT_CV_VTH				
Type												RW				
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
4:0	RG_VBAT_CV_VTH	RG_VBAT_CV_VTH	<b>Battery CV dection threshold trimming option</b> Default: 4.2V This register is used for FT CV threshold trimming and not for customer's fine-tuning (pchr_dig should invert MSB bit; otherwise, BC1.2 2.2V threshold will be wrong.) 0~7: 4.2000V (default), 125mV/step 8~12: 4.3250V, 250mV/step 13: 4.1625V 14: 4.1750V 15: 2.2V (BC1.2 application) 16: 4.0500V 17: 4.1000V 18: 4.1250V 19: 3.7750V 20: 3.8000V 21: 3.8500V 22: 3.9000V 23: 4.0000V 24: 4.0500V 25: 4.1000V 26: 4.1250V 27: 4.1375V 28: 4.1500V 29: 4.1625V 30: 4.1750V 31: 4.1875V

**0008**      CHR\_CON4      **Charger Control Register 4**      **000F**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RG_CS_VTH				
Type												RW				
Reset												1	1	1	1	

Bit(s)	Mnemonic	Name	Description
3:0	RG_CS_VTH	RG_CS_VTH	<b>Detects current sense voltage detection @ Rcs=0.2ohm</b> 0: 1600mA 1: 1500mA 2: 1400mA 3: 1300mA 4: 1200mA 5: 1100mA 6: 1000mA 7: 900mA 8: 800mA 9: 700mA 10: 650mA 11: 550mA 12: 450mA (USB download) 13: 300mA 14: 200mA 15: 70mA

**000C      CHR\_CON6      Charger Control Register 6      0001**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										VBA_T_O_V_DET	RG_VBA_T_O_V_DEG		RG_VBAT_OV_V_TH			RG_VBA_T_O_V_EN
Type										RO	RW		RW			RW
Reset										0	0		0	0	0	1

Bit(s)	Mnemonic	Name	Description
6	VBAT_OV_DET	RGS_VBAT_OV_DET	<b>Detects VBAT_OV voltage</b> 0: VBAT voltage < VBAT_OV_VTH 1: VBAT voltage > VBAT_OV_VTH
5	RG_VBA_T_OV_DEG	RG_VBAT_OV_DEG	<b>Enables VBAT OV voltage detection deglitch</b> 0: No de-bounce 1: De-bounce one cycle (1us)
3:1	RG_VBA_T_OV_V_TH	RG_VBAT_OV_V_TH	<b>Battery over-voltag detection threshold</b> 000: 4.200V (default) 001: 4.300V 010: 4.400V 011: 4.450V 1xx: 3.800V
0	RG_VBA_T_OV_EN	RG_VBAT_OV_EN	<b>Enables VBAT OV over-voltage detection comparator</b>

**000E      CHR\_CON7      Charger Control Register 7      0001**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				RGS_BATON_UNDET										BAT_ON_TDETN	RG_BATON_HTEN	RG_BATON_EN

<b>Type</b>				RO														RW	RW	RW
<b>Reset</b>				0														0	0	1

Bit(s)	Mnemonic	Name	Description
12	<b>RGS_BATON_UNDET</b>	RGS_BATON_UNDET	<b>Detects BATON_UNDET voltage detection</b> BATON_UNDET is always 0 during DDLO/UVLO. 0: Valid battery is detected. 1: Valid battery is not detected.
2	<b>BATON_TDET_EN</b>	BATON_TDET_EN	0: N/A 1: Enable BATON temperature detection
1	<b>RG_BATON_HT_EN</b>	RG_BATON_HT_EN	<b>Detects battery-on HW high temperature</b> 0: Disable 1: Enable
0	<b>RG_BATON_EN</b>	RG_BATON_EN	<b>Enables BATON_UNDET detection</b> 0: Disable comparator and BATON_UNDET = 0 1: Enable comparison

**001A      CHR\_CON13      Charger Control Register 13      0010**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>								<b>RG_CHRWDT_WR</b>				<b>RG_CHRWDT_EN</b>	<b>RG_CHRWDT_TD</b>			
<b>Type</b>								RW				RW	RW			
<b>Reset</b>								0				1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
8	<b>RG_CHRWDT_WR</b>	RG_CHRWDT_WR	<b>Resets charger watchdog timer and updates CHRWDT_TD</b> 0: Reset inactive 1: Reset active and CHRWDT_TD is updated to PCHR_DIG.
4	<b>RG_CHRWDT_EN</b>	RG_CHRWDT_EN	<b>Enabling setting for charger watchdog timer</b> 0: Disable 1: Enable if (CHR_EN(@CHR_CONo) == 1) <i>Note:</i> 1. UVLO does not care this bit and will time out after 3,000s. 2. PCHR_TESTMODE can force to control watchdog enabling by using this bit.
3:0	<b>RG_CHRWDT_TD</b>	RG_CHRWDT_TD	<b>Time constant setting for charger watchdog timer</b> 0: 4 sec 1: 8 sec 2: 16 sec 3: 32 sec 4: 128 sec 5: 256 sec 6: 512 sec 7: 1,024 sec 8~15: 3,000 sec

**001E      CHR\_CON15      Charger Control Register 15      0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Name																		RGS_CH RWD T_O UT	RG_CHR WDT _FL AG_ WR	RG_CHR WDT _INT _EN	
Type																			RO	RW	RW
Reset																			0	0	0

Bit(s)	Mnemonic	Name	Description
2	RGS_CH RWD T_O UT	RGS_CHRWD T_ OUT	<b>Time-out flag for charger watchdog timer</b> Read: 0: No time-out status 1: Time-out status is asserted.
1	RG_CHR WDT_ FL AG_ WR	RG_CHRWD T_ F LAG_ WR	<b>Clear time-out flag for charger watchdog timer</b> Read: 0: N/A (while RGS_CHRWD T_ OUT = 0) 1: Clear time-out flag while RGS_CHRWD T_ OUT = 1
0	RG_CHR WDT_ IN T_ EN	RG_CHRWD T_ I NT_ EN	<b>Interrupt enabling setting for charger watchdog timer</b> 0: Disable 1: Enable

0020 **CHR\_CON16** Charger Control Register 16 0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													RG_ USB DL_ SET	RG_ USB DL_ RST	RG_UVLO _VTHL	
Type													RW	RW	RW	
Reset													0	0	0	1

Bit(s)	Mnemonic	Name	Description
3	RG_USB DL_ SET	RG_USBDL_ SET	<b>USBDL_MODE software set control</b> 0: No effect 1: Force to enter USBDL MODE
2	RG_USB DL_ RST	RG_USBDL_ RST	<b>USBDL_MODE software reset control</b> 0: No effect 1: Force to leave USBDL MODE (priority is less than USBDL_DET)
1:0	RG_UVL O_ VTHL	RG_UVLO_ VTH L	<b>Selects UVLO low threshold</b> 0: 2.9V 1: 2.75V (default) 2: 2.6V 3: 2.5V

0022 **CHR\_CON17** Charger Control Register 17 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											RG_ BGR _UN CHO P	RG_ BGR _UN CHO P_ H		RG_BGR_RSEL		
Type											RW	RW		RW		

Reset											0	0		0	0	0
-------	--	--	--	--	--	--	--	--	--	--	---	---	--	---	---	---

Bit(s)	Mnemonic	Name	Description
5	<b>RG_BGR_UNCHO_P</b>	RG_BGR_UNCHO_P	<b>BGR unchop mode</b> 0: Chop mode 1: Unchop mode
4	<b>RG_BGR_UNCHO_P_PH</b>	RG_BGR_UNCHO_P_PH	<b>Selects BGR unchop mode phase</b> 0: Select phase 0 path in the unchop mode. 1: Select phase 1 path in the unchop mode.
2:0	<b>RG_BGR_RSEL</b>	RG_BGR_RSEL	<b>Selects BGR resistor (R<sub>0</sub> = R<sub>1</sub>), R<sub>2</sub>=85K, and VBG=(R<sub>0</sub>/R<sub>2</sub>)*dVBE+VBE</b> 0: c0, 780K (default) 1: c1, 820K 2: c2, 860K 3: c3, 900K 4: cm4, 620K 5: cm3, 660K 6: cm2, 700K 7: cm1, 740K

**0024**      **CHR\_CON18**    **Charger Control Register 18**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>RGS_BC11_CMP_OUT</b>					<b>RG_BC11_VSRC_EN</b>	<b>RG_BC11_RST</b>	<b>RG_BC11_BB_CTL_RL</b>
<b>Type</b>									RO					RW	RW	RW
<b>Reset</b>									0				0	0	0	0

Bit(s)	Mnemonic	Name	Description
7	<b>RGS_BC11_CMP_OUT</b>	RGS_BC11_CMP_OUT	<b>Comparison result of BC11 charger detection</b> 0: DP or DM < BC11_VREF_VTH 1: DP or DM > BC11_VREF_VTH
3:2	<b>RG_BC11_VSRC_EN</b>	RG_BC11_VSRC_EN	<b>BC11 voltage source</b> Set VDP_SRC = 0.6V 0: Disable the voltage 1: Enable the voltage source to DM 2: Enable the voltage source to DP 3: Forbidden
1	<b>RG_BC11_RST</b>	RG_BC11_RST	<b>Resets BC11 detection mechanism in PCHR_DIG</b> 0: No effect 1: BC11 detection mechanism is disabled in PCHR_DIG.
0	<b>RG_BC11_BB_CTL_RL</b>	RG_BC11_BB_CTL_RL	<b>Forces BC11 charger detection to be controlled by baseband</b> 0: BC11 detection by PCHR_DIG (hardware mode) 1: BC11 detection by baseband (software mode)

**0026**      **CHR\_CON19**    **Charger Control Register 19**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>								<b>RG_</b>	<b>RG_BC11_I</b>	<b>RG_BC11_I</b>		<b>RG_BC11_</b>			<b>RG_BC11_</b>	

									BC11_BIAS_EN	PU_EN	PD_EN	CMP_EN	VREF_VTH
Type									RW	RW	RW	RW	RW
Reset									0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
8	RG_BC11_BIAS_EN	RG_BC11_BIAS_EN	<b>Enables BC11 detection bias circuit</b> 0: Disable 1: Enable
7:6	RG_BC11_IPU_EN	RG_BC11_IPU_EN	<b>Enables BC11 7~15uA pull-up current</b> 0: Disable pull-up current 1: Enable pull-up current to DM 2: Enable pull-up current to DP 3: Forbidden
5:4	RG_BC11_IPD_EN	RG_BC11_IPD_EN	<b>BC11 50~150uA pull-down current</b> 0: Disable pull-down current 1: Enable pull-down current to DM 2: Enable pull-down current to DP 3: Forbidden
3:2	RG_BC11_CMP_EN	RG_BC11_CMP_EN	<b>BC11 comparator connection</b> 0: Disable comparator 1: Enable comparator to DM 2: Enable comparator to DP 3: Forbidden
1:0	RG_BC11_VREF_VTH	RG_BC11_VREF_VTH	<b>VREF threshold voltage for comparator</b> 0: VREF_VTH = 0.325V 1: VREF_VTH = 1.2V 2, 3: VREF_VTH = 2.6V (for Apple adaptor)

**002C      CHR\_CON22      Charger Control Register 22      0044**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RG_CHRIND_DI MMING	RG_CHRIND_ON	RG_LOW_ICH_DB					
Type									RW	RW	RW					
Reset									0	1	0	0	0	1	0	0

Bit(s)	Mnemonic	Name	Description
7	RG_CHRIND_DI MMING	RG_CHRIND_DI MMING	<b>Enables pre-charge indicator dimming</b> 0: Disable 1: Enable
6	RG_CHRIND_ON	RG_CHRIND_ON	<b>Pre-charge indicator on</b> 0: Disable 1: Enable
5:0	RG_LOW_ICH_DB	RG_LOW_ICH_DB	<b>Plug out HW detection de-bounce time (base = 16ms)</b> De-bounce time: RG_LOW_ICH_DB x 16ms

**002E**      **CHR\_CON23**      **Charger Control Register 23**      **0010**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RG_ULC_DET_EN	RG_HWCVEN		RG_TRACKING_EN		RG_CSDAC_MODE		
Type									RW	RW		RW		RW		
Reset									0	0		1		0		

Bit(s)	Mnemonic	Name	Description
7	RG_ULC_DET_EN	RG_ULC_DET_EN	<b>Enables charger plug-out auto detection</b> This function must be applied with RG_HWCVEN = 1. 0: Disable 1: Enable
6	RG_HWCVEN	RG_HWCVEN	<b>Enables hardware CV current tracking</b> 0: Disable 1: Enable
4	RG_TRACKING_EN	RG_TRACKING_EN	1: Enable HTH/LTH for current tracking 0: N/A 1: Enable
2	RG_CSDAC_MODE	RG_CSDAC_MODE	0: If not entering CC, charging is AUTO mode 1: If leaving UVLO, charging is controlled by RG_CSDAC_EN (same as CC mode).

**0036**      **CHR\_CON27**      **Charger Control Register 27**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RG_BGR_TEST_STB	RG_BGR_TEST_EN	QI_BGR_EXT_BUF_EN					
Type									RW	RW	RW					
Reset									0	0	0					

Bit(s)	Mnemonic	Name	Description
7	RG_BGR_TEST_STB	RG_BGR_TEST_STB	<b>Bandgap reference FT test mode resetb signal (also gated by RG_BGR_TEST_EN=0 &amp; PMU_TESTMODE=0) -&gt; GPIO control in test mode</b> 0: reset 1: not reset
6	RG_BGR_TEST_EN	RG_BGR_TEST_EN	<b>Bandgap reference FT test mode enabling signal</b> 0: normal mode 1: test mode (should combine PMU_TESTMODE=1)
5	QI_BGR_EXT_BUF_EN	QI_BGR_EXT_BUF_EN	<b>Bandgap reference buffer for external use (MT8320)</b> 0: disable 1: enable (default)

**0038**      **CHR\_CON28**      **Charger Control Register 28**      **0055**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_DAC_USBDL_MAX															
Type	RW															
Reset							0	0	0	1	0	1	0	1	0	1

Bit(s)	Mnemonic	Name	Description
9:0	<b>RG_DAC_USBDL_MAX</b>	RG_DAC_USBDL_MAX	<b>CS DAC maximum limit</b> When in USB download mode, CS DAC value is limited by this setting Default: 450mA

**003C**      **STRUP\_CON0**      **STRUP Control Register 0**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											<b>THR_HWPDN_EN</b>					<b>THR_DET_DIS</b>
Type											RW					RW
Reset											0					0

Bit(s)	Mnemonic	Name	Description
5	<b>THR_HWPDN_EN</b>	THR_HWPDN_EN	<b>Enables theraml auto power-down</b> 0: Disable 1: Enable
0	<b>THR_DET_DIS</b>	THR_DET_DIS	<b>Disables thermal detection function</b> 0: Normal mode 1: Disable thermal detection

**003E**      **STRUP\_CON2**      **STRUP Control Register 2**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												<b>RG_STRUP_IREF_TRIM</b>				
Type												RW				
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
4:0	<b>RG_STRUP_IREF_TRIM</b>	RG_STRUP_IREF_TRIM	<b>Reference current trimming bits</b> Trimming current range: 0.5uA ~ 1.4375uA (step = 31.25nA), typ = 1uA 00000: 1uA 00001~01111: +31.25nA/step 10000: 0.5uA 10001~11111: -31.25nA/step



**0040**      **STRUP\_CON**      **STRUP Control Register 3**      **4001**  
**3**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		RG_VREF_BG												RG_FCHR_PU_EN	RG_FCHR_KEYDET_EN	
Type		RW												RW	RW	
Reset		1	0	0										0	0	

Bit(s)	Mnemonic	Name	Description
14:12	<b>RG_VREF_BG</b>	RG_VREF_BG	<b>Reference current fine tuning to compensate bandgap (BG) voltage variation</b> 000: VBG=1.16V 001: VBG=1.17V 010: VBG=1.18V 011: VBG=1.19V 100: VBG=1.20V 101: VBG=1.21V 110: VBG=1.22V 111: VBG=1.23V
2	<b>RG_FCHR_PU_EN</b>	RG_FCHR_PU_EN	<b>Enables FCHR internal resistor pull-up</b> 0: Disable pull up R 1: Enable pull up R
1	<b>RG_FCHR_KEYDET_EN</b>	RG_FCHR_KEYDET_EN	<b>FCHR mode state hold without key press detection feature</b> 0: Disable 1: Enable

**0044**      **STRUP\_CON**      **STRUP Control Register 5**      **0000**  
**5**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						PMU_THR_STATUS										
Type						RO										
Reset						0	0	0								

Bit(s)	Mnemonic	Name	Description
10:8	<b>PMU_THR_STATUS</b>	PMU_THR_STATUS	Thermal detection status

**004A**      **STRUP\_CON**      **STRUP Control Register 8**      **0000**  
**8**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_OSC_EN	JUST_PW_RKEY_RST														
Type	RO	RO														

Reset	0	0																
-------	---	---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Bit(s)	Mnemonic	Name	Description
15	QI_OSC_EN	QI_OSC_EN	<b>Enables internal oscillator</b> 0: Disable 1: Enable
14	JUST_PWRKEY_RST	JUST_PWRKEY_RST	<b>Long pressed reset indicator</b>

004C      STRUP\_CON      STRUP Control Register 9      0000  
                  9

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															STRUP_EXT_PM_IC_SEL	STRUP_EXT_PM_IC_EN
Type															RW	RW
Reset															0	0

Bit(s)	Mnemonic	Name	Description
1	STRUP_EXT_PM_IC_SEL	STRUP_EXT_P MIC_SEL	<b>Selects QI_EXT_PMIC_EN control</b> 0: HW mode 1: SW mode
0	STRUP_EXT_PM_IC_EN	STRUP_EXT_P MIC_EN	<b>Enables QI_EXT_PMIC_EN software mode</b>

004E      STRUP\_CON      STRUP Control Register 10      0000  
                  10

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									STRUP_AUX_ADC_RST_TB_SEL	STRUP_AUX_ADC_START_ART_SW	STRUP_AUX_ADC_RST_TB_SW	STRUP_AUX_ADC_START_ART_SW				
Type									RW	RW	RW	RW				
Reset									0	0	0	0				

Bit(s)	Mnemonic	Name	Description
7		STRUP_AUXADC_RSTB_C_RSTB_SEL	<b>Selects STRUP_AUXADC_RSTB</b> 0: HW mode 1: SW mode
6		STRUP_AUXADC_START_C_START_SEL	<b>Selects STRUP_AUXADC_START</b> 0: HW mode 1: SW mode
5		STRUP_AUXADC_RSTB_SW_PATH	<b>STRUP_AUXADC_RSTB SW path</b>

Bit(s)	Mnemonic	Name	Description
4		C_RSTB_SW STRUP_AUXAD C_START_SW	<b>STRUP_AUXADC_START SW path</b>

**0052 SPK CON0 Speaker Control Register 0 0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SPK_TH ER_SHD N_L_EN	SPK_OC _SHDN DL						SPK MOD E_L		SPK EN _L
Type							RW	RW						RW		RW
Reset							0	0						0		0

Bit(s)	Mnemonic	Name	Description
9	SPK_TH ER_SHD N_L_EN	SPK_THER_SH DN_L_EN	<b>Enables speaker L-ch thermal shut-down</b> 0: Disable 1: Enable
8	SPK_OC _SHDN_ DL	SPK_OC_SHDN_ _DL	<b>Shuts down class D mode L-ch OC event</b> 0: Normal 1: Shut-down (turn off SPK output stage)
2	SPKMOD E_L	SPKMODE_L	<b>Selects speaker L-ch driver mode</b> 0: Class D mode 1: Class AB mode
0	SPK_EN _L	SPK_EN_L	<b>Enables speaker amp. L-ch</b> 0: Disable 1: Enable

**0056 SPK CON2 Speaker Control Register 2 0014**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						RG_SPK _OC_ EN_ _L	RG_SPK AB_ OC_ EN_ _L			RG_SPK RCV_ EN_ _L			RG_SPK_S LEW_L			RG_SPK _INT G_R ST_L
Type						RW	RW			RW			RW			RW
Reset						0	0			0			0	1		0

Bit(s)	Mnemonic	Name	Description
10	RG_SPK _OC_ EN_ _L	RG_SPK_OC_EN_ _L	<b>Enables class D L-ch over-current protection</b> 0: Disable 1: Enable
9	RG_SPK AB_ OC_ EN_ _L	RG_SPKAB_OC_ EN_L	<b>Enables class AB mode L-ch over-current protection</b>
6	RG_SPK RCV_ EN_ _L	RG_SPKRCV_EN_ _L	<b>Enables speaker L-ch receiver mode voice bypass</b> 0: Disable 1: Enable

Bit(s)	Mnemonic	Name	Description
3:2	<b>RG_SPK_SLEW_L</b>	RG_SPK_SLEW_L	<b>Controls class D L-ch slew rate</b> 00: 3/4, 10.8n /8.3n (rise/fall) 01: 4/4, 8.8n /6.3n 10: 1/4, 16.4n /15n 11: 2/4, 13.8n/12.6n
0	<b>RG_SPK_INTG_RST_L</b>	RG_SPK_INTG_RST_L	<b>Controls speaker L-ch integrator reset</b> 0: No reset 1: Reset on

**005E SPK CON6 Speaker Control Register 6 0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	SPK_AB_OC_L_DEG	SPK_D_OC_L_DEG			SPK_OC_THD		SPK_OC_WND									
<b>Type</b>	RO	RO			RW		RW									
<b>Reset</b>	0	0			0	0	0	0								

Bit(s)	Mnemonic	Name	Description
15	<b>SPK_AB_OC_L_DEG</b>	SPK_AB_OC_L_DEG	<b>Class AB L-ch OC flag with deglitch</b>
14	<b>SPK_D_OC_L_DEG</b>	SPK_D_OC_L_DEG	<b>Class D L-ch OC flag with deglitch</b>
11:10	<b>SPK_OC_THD</b>	SPK_OC_THD	<b>Threshold setting in the decision window for SPK over-current status</b> 0: 4/8 1: 3/8 2: 2/8 3: 1/8
9:8	<b>SPK_OC_WND</b>	SPK_OC_WND	<b>Decision window setting for SPK over-current status</b> 0: 16us 1: 32us 2: 64us 3: 128us

**0062 SPK CON8 Speaker Control Register 8 0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									RG_SPK_CCODE							
<b>Type</b>									RW							
<b>Reset</b>									0	0	0	0				

Bit(s)	Mnemonic	Name	Description
7:4	<b>RG_SPK_CCODE</b>	RG_SPK_CCODE	<b>Class D modulation frequency control code</b> x000: 288k x001: 418.8k x010: 541k x011: 656k

Bit(s)	Mnemonic	Name	Description
			x100: 766k x101: 966k x110: 1.148M x111: 1.646M

**0064**      **SPK\_CON9**      **Speaker Control Register 9**      **2000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>					<b>RG_SPKPGA_GAIN</b>												
<b>Type</b>					RW												
<b>Reset</b>					0	0	0	0									

Bit(s)	Mnemonic	Name	Description
11:8	<b>RG_SPKPGA_GAIN</b>	RG_SPKPGA_GAIN	<b>Speaker PGA gain control</b> 0000: Mute 0001: 0dB 0010: 4dB 0011: 5dB 0100: 6dB 0101: 7dB 0110: 8dB 0111: 9dB 1000: 10dB 1001: 11dB 1010: 12dB 1011: 13dB 1100: 14dB 1101: 15dB 1110: 16dB 1111: 17dB

**006A**      **SPK\_CON12**      **Speaker Control Register 12**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>					<b>SPK_OUTSTG_EN_L_SW</b>		<b>SPK_EN_L_SW</b>		<b>SPK_DEPOP_EN_L_SW</b>		<b>SPK_MOD_E_L_SW</b>		<b>SPK_RS_T_L_SW</b>			
<b>Type</b>					RW		RW		RW		RW		RW			
<b>Reset</b>					0		0		0		0		0			

Bit(s)	Mnemonic	Name	Description
11	<b>SPK_OUTSTG_EN_L_SW</b>	SPK_OUTSTG_EN_L_SW	<b>Speaker left channel output stage enabling control</b>
9	<b>SPK_EN_L_SW</b>	SPK_EN_L_SW	<b>Enables speaker amp. L-ch</b> 0: Disable 1: Enable
7	<b>SPK_DEPOP_EN_L_SW</b>	SPK_DEPOP_EN_L_SW	<b>Class D L-ch mode depop enabling flag</b>

Bit(s)	Mnemonic	Name	Description
5	SPKMODE_L_SW	SPKMODE_L_SW	<b>Selects speaker L-ch driver mode</b> 0: Class D mode 1: Class AB mode
3	SPK_RST_L_SW	SPK_RST_L_SW	<b>Resets class D L-ch</b> 0: Normal 1: Reset

011A TOP RST M Reset Control Misc 0011  
ISC

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							RG_PWRKEY_RST_TM	RG_PWRKEY_RST_TM	RG_PWRKEY_RST_TM	RG_PWRKEY_RST_TM	RG_PWRKEY_RST_TM	RG_PWRKEY_RST_TM		RG_STRUP_MAN_RST_EN	RG_SYSRSTB_EN	RG_AP_RST_DIS
Type							RW	RW	RW	RW	RW	RW		RW	RW	RW
Reset							0	0	0	0	0	1		0	0	1

Bit(s)	Mnemonic	Name	Description
9:8	RG_PWRKEY_RST_TM	RG_PWRKEY_RST_TM	<b>Resets PWRKEY long pressed time to issue</b> 2'b00: 8 sec 2'b01: 11 sec 2'b10: 14 sec 2'b11: 5 sec
7	RG_PWRKEY_RST_TM	RG_PWRKEY_RST_TM	<b>Enables/Disables PWRKEY long pressed timer</b> 1'b0: 1-> 0 enable timer 1'b1: 0-> 1 disable timer
6	RG_PWRKEY_RST_EN	RG_PWRKEY_RST_EN	<b>{rg_pwrkey_rst_en,rg_homekey_rst_en}:</b> 2'b00: pwrkey 2'b01: homekey 2'b10: disable log press shout down 2'b11: bothkey
5	RG_HOMEKEY_RST_EN	RG_HOMEKEY_RST_EN	<b>{rg_pwrkey_rst_en,rg_homekey_rst_en}:</b> 2'b00: pwrkey 2'b01: homekey 2'b10: disable log press shout down 2'b11: bothkey
4	RG_RST_PART_SEL	RG_RST_PART_SEL	<b>Disables SYSRSTB reset PCHR_DIG</b> 1'b1: Enable reset 1'b0: Disable reset
2	RG_STRUP_MAN_RST_EN	RG_STRUP_MAN_RST_EN	<b>Enables STRUP circuit manual reset</b> 1'b0: Disable manual reset 1'b1: Enable manual reset
1	RG_SYSRSTB_EN	RG_SYSRSTB_EN	<b>SYSRSTB (external watchdog) reset from AP</b> 1'b0: Disable 1'b1: Enable
0	RG_AP_RST_DIS	RG_AP_RST_DIS	<b>Asserts ap power-on reset once external reset state 2 happens</b>

Bit(s)	Mnemonic	Name	Description
			1'bo: Enable 1'b1: Disable

**0132**      **TEST\_OUT**      **TEST\_OUT**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													TEST_OUT			
Type													RO			
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3:0	TEST_OUT	TEST_OUT	Monitoring

**0142**      **CHRSTATUS**      **CHR Status**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											RO_BATON_UNDET	PCHR_CHRDET	VBAT_OV	FCHRKEY_DEB	PWRKEY_DEB	
Type											RO	RO	RO	RO	RO	
Reset											0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
5		RO_BATON_UNDET	
4	PCHR_CHRDET	PCHR_CHRDET	
3	VBAT_OV	VBAT_OV	
2	FCHRKEY_DEB	FCHRKEY_DEB	
1	PWRKEY_DEB	PWRKEY_DEB	

**0144**      **TDSEL\_CON**      **TDSEL\_CON**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											RG_SIMLS_TDSEL		RG_PMTDSEL	RG_SPLTDSSEL	RG_AUDTDSSEL	RG_SIMAPTDSSEL
Type											RW		RW	RW	RW	RW
Reset											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:4	RG_SIM	RG_SIMLS_TDS	TDSEL

Bit(s)	Mnemonic	Name	Description
	<b>LS_TDSEL</b>	EL	
3	<b>RG_PMU_TDSEL</b>	RG_PMU_TDSEL	TDSEL
2	<b>RG_SPI_TDSEL</b>	RG_SPI_TDSEL	TDSEL
1	<b>RG_AUD_TDSEL</b>	RG_AUD_TDSEL	TDSEL
0	<b>RG_SIMAP_TDS</b>	RG_SIMAP_TDS	TDSEL
	<b>EL</b>	EL	

**0146**      **RDSEL\_CON**      **RDSEL\_CON**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											RG_SIMLS_RDSEL		RG_PMU_RDSEL	RG_SPI_RDSSEL	RG_AUD_RDSEL	RG_SIMAP_RDSSEL
Type											RW		RW	RW	RW	RW
Reset											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:4	<b>RG_SIMLS_RDS</b>	RG_SIMLS_RDS	RDSEL
	<b>EL</b>	EL	
3	<b>RG_PMU_RDSEL</b>	RG_PMU_RDSEL	RDSEL
2	<b>RG_SPI_RDSEL</b>	RG_SPI_RDSEL	RDSEL
1	<b>RG_AUD_RDSEL</b>	RG_AUD_RDSEL	RDSEL
0	<b>RG_SIMAP_RDS</b>	RG_SIMAP_RDS	RDSEL
	<b>EL</b>	EL	

**0148**      **SMT\_CON0**      **SMT\_CON0**      **0004**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													RG_SMT_RTC_C_32K1V8	RG_SMT_SR_CLK_EN	RG_SMT_INT	RG_SMT_SYS_RST_B
Type													RW	RW	RW	RW
Reset													0	1	0	0

Bit(s)	Mnemonic	Name	Description
3	<b>RG_SMT_RTC_32K1V8</b>	RG_SMT_RTC_32K1V8	<b>SMT</b> 0: Disable 1: Enable



Bit(s)	Mnemonic	Name	Description
2	<b>RG_SMT_SRCLK_EN</b>	RG_SMT_SRCLK_EN	<b>SMT</b> 0: Disable 1: Enable
1	<b>RG_SMT_INT</b>	RG_SMT_INT	<b>SMT</b> 0: Disable 1: Enable
0	<b>RG_SMT_SYSRST_B</b>	RG_SMT_SYSRST_TB	<b>SMT</b> 0: Disable 1: Enable

**014A**      **SMT\_CON1**      **SMT\_CON1**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													RG_SMT_SPI_MI_SO	RG_SMT_SPI_MO_SI	RG_SMT_SPI_CS_N	RG_SMT_SPI_CL_K
Type													RW	RW	RW	RW
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3	<b>RG_SMT_SPI_MI_SO</b>	RG_SMT_SPI_M_ISO	<b>SMT</b> 0: Disable 1: Enable
2	<b>RG_SMT_SPI_M_OSI</b>	RG_SMT_SPI_M_OSI	<b>SMT</b> 0: Disable 1: Enable
1	<b>RG_SMT_SPI_CS_N</b>	RG_SMT_SPI_C_SN	<b>SMT</b> 0: Disable 1: Enable
0	<b>RG_SMT_SPI_CL_K</b>	RG_SMT_SPI_C_LK	<b>SMT</b> 0: Disable 1: Enable

**014C**      **SMT\_CON2**      **SMT\_CON2**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														RG_SMT_AUD_M_ISO	RG_SMT_AUD_M_OSI	RG_SMT_AUD_C_LK
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2	<b>RG_SMT_AUD_M_ISO</b>	RG_SMT_AUD_M_MISO	<b>SMT</b> 0: Disable 1: Enable
1	<b>RG_SMT_AUD_</b>	RG_SMT_AUD_	<b>SMT</b>

Bit(s)	Mnemonic	Name	Description
0	<b>_AUD_M OSI</b>	MOSI	0: Disable 1: Enable
	<b>RG_SMT _AUD_C LK</b>	RG_SMT_AUD_ CLK	<b>SMT</b> 0: Disable 1: Enable

**014E SMT\_CON3 SMT\_CON3 000C**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													RG_SMT _SI MLS 1_S RST	RG_SMT _SI MLS 1_SC LK	RG_SMT _SI M1_ AP_ SRS T	RG_SMT _SI M1_ AP_ SCL K
Type													RW	RW	RW	RW
Reset													1	1	0	0

Bit(s)	Mnemonic	Name	Description
3	<b>RG_SMT _SIMLS1 _SRST</b>	RG_SMT_SIMLS 1_SRST	<b>SMT</b> 0: Disable 1: Enable
2	<b>RG_SMT _SIMLS1 _SCLK</b>	RG_SMT_SIMLS 1_SCLK	<b>SMT</b> 0: Disable 1: Enable
1	<b>RG_SMT _SIM1_A P_SRST</b>	RG_SMT_SIM1_ AP_SRST	<b>SMT</b> 0: Disable 1: Enable
0	<b>RG_SMT _SIM1_A P_SCLK</b>	RG_SMT_SIM1_ AP_SCLK	<b>SMT</b> 0: Disable 1: Enable

**0150 SMT\_CON4 SMT\_CON4 000C**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													RG_SMT _SI MLS 2_S RST	RG_SMT _SI MLS 2_S CLK	RG_SMT _SI M2_ AP_ SRS T	RG_SMT _SI M2_ AP_ SCL K
Type													RW	RW	RW	RW
Reset													1	1	0	0

Bit(s)	Mnemonic	Name	Description
3	<b>RG_SMT _SIMLS2 _SRST</b>	RG_SMT_SIMLS 2_SRST	<b>SMT</b> 0: Disable 1: Enable
2	<b>RG_SMT _SIMLS2</b>	RG_SMT_SIMLS 2_SCLK	<b>SMT</b> 0: Disable

Bit(s)	Mnemonic	Name	Description
		<u>_SCLK</u>	1: Enable
1	<b>RG_SMT</b>	RG_SMT_SIM2_ _SIM2_A	<b>SMT</b> 0: Disable
	<b>P_SRST</b>	AP_SRST	1: Enable
0	<b>RG_SMT</b>	RG_SMT_SIM2_ _SIM2_A	<b>SMT</b> 0: Disable
	<b>P_SCLK</b>	AP_SCLK	1: Enable

**0152**      **DRV\_CON0**      **DRV\_CON0**      **oCCC**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>					<b>RG_OCTL_RTC_32K1V8</b>				<b>RG_OCTL_SRCLKEN</b>				<b>RG_OCTL_INT</b>			
<b>Type</b>					RW				RW				RW			
<b>Reset</b>					1	1	0	0	1	1	0	0	1	1	0	0

Bit(s)	Mnemonic	Name	Description
11:8	<b>RG_OCTL_RTC_32K1V8</b>	RG_OCTL_RTC_ 32K1V8	OC CTL
7:4	<b>RG_OCTL_SRCLKEN</b>	RG_OCTL_SRCL KEN	OC CTL
3:0	<b>RG_OCTL_INT</b>	RG_OCTL_INT	OC CTL

**0154**      **DRV\_CON1**      **DRV\_CON1**      **CCCC**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RG_OCTL_SPI_MISO</b>				<b>RG_OCTL_SPI_MOSI</b>				<b>RG_OCTL_SPI_CSN</b>				<b>RG_OCTL_SPI_CLK</b>			
<b>Type</b>	RW				RW				RW				RW			
<b>Reset</b>	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0

Bit(s)	Mnemonic	Name	Description
15:12	<b>RG_OCTL_SPI_MISO</b>	RG_OCTL_SPI_ MISO	OC CTL
11:8	<b>RG_OCTL_SPI_MOSI</b>	RG_OCTL_SPI_ MOSI	OC CTL
7:4	<b>RG_OCTL_SPI_CSN</b>	RG_OCTL_SPI_ CSN	OC CTL
3:0	<b>RG_OCTL_SPI_CLK</b>	RG_OCTL_SPI_ CLK	OC CTL

**0156**      **DRV\_CON2**      **DRV\_CON2**      **oCCC**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RG_OCTL_AUD_MIS O				RG_OCTL_AUD_MOS I				RG_OCTL_AUD_CLK			
Type					RW				RW				RW			
Reset					1	1	0	0	1	1	0	0	1	1	0	0

Bit(s)	Mnemonic	Name	Description
11:8	RG_OCTL_AUD_MISO	RG_OCTL_AUD_MISO	OC CTL
7:4	RG_OCTL_AUD_MOSI	RG_OCTL_AUD_MOSI	OC CTL
3:0	RG_OCTL_AUD_CLK	RG_OCTL_AUD_CLK	OC CTL

**0158**      **DRV\_CON3**      **DRV\_CON3**      **22CC**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_OCTL_SIMLS1_S RST				RG_OCTL_SIMLS1_SC LK				RG_OCTL_SIM1_AP_ SRST				RG_OCTL_SIM1_AP_ SCLK			
Type	RW				RW				RW				RW			
Reset	0	0	1	0	0	0	1	0	1	1	0	0	1	1	0	0

Bit(s)	Mnemonic	Name	Description
15:12	RG_OCTL_SIMLS1_SRST	RG_OCTL_SIMLS1_SRST	OC CTL
11:8	RG_OCTL_SIMLS1_SCLK	RG_OCTL_SIMLS1_SCLK	OC CTL
7:4	RG_OCTL_SIM1_AP_SRST	RG_OCTL_SIM1_AP_SRST	OC CTL
3:0	RG_OCTL_SIM1_AP_SCLK	RG_OCTL_SIM1_AP_SCLK	OC CTL

**015A**      **DRV\_CON4**      **DRV\_CON4**      **22CC**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_OCTL_SIMLS2_S RST				RG_OCTL_SIMLS2_S CLK				RG_OCTL_SIM2_AP_ SRST				RG_OCTL_SIM2_AP_ SCLK			
Type	RW				RW				RW				RW			
Reset	0	0	1	0	0	0	1	0	1	1	0	0	1	1	0	0

Bit(s)	Mnemonic	Name	Description
15:12	RG_OCTL_SIMLS2_SRST	RG_OCTL_SIMLS2_SRST	OC CTL

Bit(s)	Mnemonic	Name	Description
11:8	<b>RG_OCTL_SIML2_SCLK</b>	RG_OCTL_SIML2_SCLK	OC CTL
7:4	<b>RG_OCTL_SIM2_AP_SRST</b>	RG_OCTL_SIM2_AP_SRST	OC CTL
3:0	<b>RG_OCTL_SIM2_AP_SCLK</b>	RG_OCTL_SIM2_AP_SCLK	OC CTL

**015C**      **SIMLS1\_CO**      **SIMLS1\_CON**      **0033**  
**N**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>RG_SIMLS1_SRST_C</b>				<b>RG_SIMLS1_SCLK_C</b>			
<b>Type</b>									ONF				ONF			
<b>Reset</b>									RW				RW			
									0	0	1	1	0	0	1	1

Bit(s)	Mnemonic	Name	Description
7:4	<b>RG_SIMLS1_SRS_T_CONF</b>	RG_SIMLS1_SRS_T_CONF	<b>SIM CONF</b> 0: SR0 1: SR1 2: R0 3: R1
3:0	<b>RG_SIMLS1_SCL_K_CONF</b>	RG_SIMLS1_SCL_K_CONF	<b>SIM CONF</b> 0: SR0 1: SR1 2: R0 3: R1

**015E**      **SIMLS2\_CO**      **SIMLS2\_CON**      **0033**  
**N**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>RG_SIMLS2_SRST_C</b>				<b>RG_SIMLS2_SCLK_C</b>			
<b>Type</b>									ONF				ONF			
<b>Reset</b>									RW				RW			
									0	0	1	1	0	0	1	1

Bit(s)	Mnemonic	Name	Description
7:4	<b>RG_SIMLS2_SRS_T_CONF</b>	RG_SIMLS2_SRS_T_CONF	<b>SIM CONF</b> 0: SR0 1: SR1 2: R0 3: R1
3:0	<b>RG_SIMLS2_SCL_LK_CONF</b>	RG_SIMLS2_SCL_LK_CONF	<b>SIM CONF</b> 0: SR0 1: SR1 2: R0

Bit(s)	Mnemonic	Name	Description
			3: R1

**0182**      FQMTR\_CO      **Frequency Meter Control Register 0**      **0000**  
N0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FQMTR_EN												FQMTR_BUSY	FQMTR_TCKSEL		
Type	RW												RO	RW		
Reset	0												0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	FQMTR_EN	FQMTR_EN	<b>Enables frequency meter</b> 0: Disable 1: Enable
3	FQMTR_BUSY	FQMTR_BUSY	<b>Frequency meter busy status</b> 0: Ready 1: Busy
2:0	FQMTR_TCKSEL	FQMTR_TCKSEL	<b>Selects frequency meter target (measured) clock</b>

**0184**      FQMTR\_CO      **Frequency Meter Control Register 1**      **0000**  
N1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FQMTR_WINSET															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	FQMTR_WINSET	FQMTR_WINSET	Frequency meter window setting (= numbers of FIXED clock cycles)

**0186**      FQMTR\_CO      **Frequency Meter Control Register 2**      **0000**  
N2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FQMTR_DATA															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	FQMTR_DATA	FQMTR_DATA	Frequency meter data to be read out

**0188**      **RG\_SPI\_CON**      **SPI Control Register**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RG_SPI_CON
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	RG_SPI_CON	RG_SPI_CON	<b>Selects analog SW channel</b> 0: Channel 1 1: Channel 2

**018A**      **DEW\_DIO\_EN**      **Dual I/O Mode Enable**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DEW_DIO_EN
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	DEW_DIO_EN	DEW_DIO_EN	<b>Enables/Disables dual I/O mode for SPI slave</b> It is effective immediately after being set. Therefore there should be a guard band with no SPI transaction when dual I/O mode is toggled. 0: Disable dual I/O mode 1: Enable dual I/O mode

**018C**      **DEW\_READ\_TEST**      **Read Test**      **5AA5**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEW_READ_TEST															
Type	RO															
Reset	0	1	0	1	1	0	1	0	1	0	1	0	0	1	0	1

Bit(s)	Mnemonic	Name	Description
15:0	DEW_READ_TEST	DEW_READ_TEST	<b>Dummy register used to test read access</b> Read this register to check if it matches the default value. The read test should be prior to the write test.

**018E**      **DEW\_WRITE\_TEST**      **Write Test**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEW_WRITE_TEST															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	<b>DEW_WRITE_TEST</b>	DEW_WRITE_TEST	<b>Dummy register used to test write access</b> It is not related to any hardware function circuit except for register read/write. Write to this register and read back to check if they match. The read test should be prior to the write test.

**0190**      **DEW\_CRC\_SWRST**      **CRC\_SWRST**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DEW_CRC_SWRST
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	<b>DEW_CRC_SWRST</b>	DEW_CRC_SWRST	Set to 1 to reset CRC calculation circuit.

**0192**      **DEW\_CRC\_EN**      **CRC Enable**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DEW_CRC_EN
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	<b>DEW_CRC_EN</b>	DEW_CRC_EN	Set to 1 to enable CRC calculation circuit.

**0194**      **DEW\_CRC\_VAL**      **CRC Value**      **0083**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									DEW_CRC_VAL									
Type									RO									
Reset									1	0	0	0	0	0	1	1		

Bit(s)	Mnemonic	Name	Description
7:0	<b>DEW_CRC_VAL</b>	DEW_CRC_VAL	Current CRC value



Bit(s)	Mnemonic	Name	Description
		C_VAL	

**0196**      DEW\_DBG  
MON\_SEL      **Monitor Flag Group Selection**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DEW_DBG_MON_SEL
Type																RW
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3:0	DEW_DBG_MON_SEL	DEW_DBG_MON_SEL	Selects monitor flag group for PMIC_DEWRAP

**0198**      DEW\_CIPHER  
KEY\_SEL      **CIPHER Key Selection**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DEW_CIPHER_KEY_SEL
Type																RW
Reset															0	0

Bit(s)	Mnemonic	Name	Description
1:0	DEW_CIPHER_KEY_SEL	DEW_CIPHER_KEY_SEL	Selects CIPHER key All keys are hard-wired.

**019A**      DEW\_CIPHER  
IV\_SEL      **CIPHER Initial Vector Selection**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DEW_CIPHER_IV_SEL
Type																RW
Reset															0	0

Bit(s)	Mnemonic	Name	Description
1:0	DEW_CIPHER_IV_SEL	DEW_CIPHER_IV_SEL	Selects CIPHER initial vector Set to 0 to choose manual initial vector; otherwise, choose other hard-wired initial vectors.

**019C**      DEW\_CIPH      **CIPHER Engine Enable**      **0000**  
ER\_EN

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DEW_CIPH_ER_EN
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	DEW_CIPHER_EN	DEW_CIPHER_EN	Starts CIPHER engine

**019E**      DEW\_CIPH      **CIPHER Data Ready**      **0000**  
ER\_RDY

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DEW_CIPHER_RDY
Type																RO
Reset																0

Bit(s)	Mnemonic	Name	Description
0	DEW_CIPHER_RDY	DEW_CIPHER_RDY	<b>CIPHER data ready</b> The data should be ready before enabling CIPHER_MODE.

**01A0**      DEW\_CIPH      **CIPHER Mode Enable**      **0000**  
ER\_MODE

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DEW_CIPHER_MODE
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	DEW_CIPHER_MODE	DEW_CIPHER_MODE	<b>Enables CIPHER mode</b> 0: Disable 1: Enable

**01A2**      DEW\_CIPH      **CIPHER Soft Reset**      **0000**  
ER\_SWRST

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DE W_C IPH ER_ SWR ST
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	DEW_CIPHER_SWRST	DEW_CIPHER_SWRST	CIPHER soft reset

**01A4**      DEW\_RDDM      **Read Dummy Cycle Number**      **000F**  
Y\_NO

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DEW_RDDMY_NO
Type																RW
Reset													1	1	1	1

Bit(s)	Mnemonic	Name	Description
3:0	DEW_RDDMY_NO	DEW_RDDMY_NO	<b>Applies (1+RDDMY[3:0])T of dummy read cycles before read data phase</b> This setting should be in accordance with the one in master.

**01A6**      DEW\_RDAT      **Read Data Delay Configuration**      **0000**  
A\_DLY\_SEL

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DE W_ RDA TA_ DLY _SE L
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	DEW_RDAT_A_DLY_SEL	DEW_RDATA_DLY_SEL	<b>Allows user to choose latching time of read data from PMIC registers in different clock domains to prevent meta stability problems.</b> 0: No delay 1: Delay 1T of register clock

021E VPROC\_CON VPROC Control Register 9 0048  
9

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										VPROC_VOSEL						
Type										RW						
Reset										1	0	0	1	0	0	0

Bit(s)	Mnemonic	Name	Description
6:0	VPROC_VOSEL	VPROC_VOSEL	<b>Selects VOUT in register mode</b> 0000000: 0.70000V 0000001: 0.70625V 0000010: 0.71250V 0000011: 0.71875V 0000100: 0.72500V 0000101: 0.73125V 0000110: 0.73750V 0000111: 0.74375V 0001000: 0.75000V 0001001: 0.75625V 0001010: 0.76250V 0001011: 0.76875V 0001100: 0.77500V 0001101: 0.78125V 0001110: 0.78750V 0001111: 0.79375V 0010000: 0.80000V 0010001: 0.80625V 0010010: 0.81250V 0010011: 0.81875V 0010100: 0.82500V 0010101: 0.83125V 0010110: 0.83750V 0010111: 0.84375V 0011000: 0.85000V 0011001: 0.85625V 0011010: 0.86250V 0011011: 0.86875V 0011100: 0.87500V 0011101: 0.88125V 0011110: 0.88750V 0011111: 0.89375V 0100000: 0.90000V 0100001: 0.90625V 0100010: 0.91250V 0100011: 0.91875V 0100100: 0.92500V 0100101: 0.93125V 0100110: 0.93750V 0100111: 0.94375V 0101000: 0.95000V 0101001: 0.95625V 0101010: 0.96250V 0101011: 0.96875V 0101100: 0.97500V 0101101: 0.98125V 0101110: 0.98750V 0101111: 0.99375V 0110000: 1.00000V 0110001: 1.00625V 0110010: 1.01250V

Bit(s)	Mnemonic	Name	Description
			0110011: 1.01875V
			0110100: 1.02500V
			0110101: 1.03125V
			0110110: 1.03750V
			0110111: 1.04375V
			0111000: 1.05000V
			0111001: 1.05625V
			0111010: 1.06250V
			0111011: 1.06875V
			0111100: 1.07500V
			0111101: 1.08125V
			0111110: 1.08750V
			0111111: 1.09375V
			1000000: 1.10000V
			1000001: 1.10625V
			1000010: 1.11250V
			1000011: 1.11875V
			1000100: 1.12500V
			1000101: 1.13125V
			1000110: 1.13750V
			1000111: 1.14375V
			1001000: 1.15000V
			1001001: 1.15625V
			1001010: 1.16250V
			1001011: 1.16875V
			1001100: 1.17500V
			1001101: 1.18125V
			1001110: 1.18750V
			1001111: 1.19375V
			1010000: 1.20000V
			1010001: 1.20625V
			1010010: 1.21250V
			1010011: 1.21875V
			1010100: 1.22500V
			1010101: 1.23125V
			1010110: 1.23750V
			1010111: 1.24375V
			1011000: 1.25000V
			1011001: 1.25625V
			1011010: 1.26250V
			1011011: 1.26875V
			1011100: 1.27500V
			1011101: 1.28125V
			1011110: 1.28750V
			1011111: 1.29375V
			1100000: 1.30000V
			1100001: 1.30625V
			1100010: 1.31250V
			1100011: 1.31875V
			1100100: 1.32500V
			1100101: 1.33125V
			1100110: 1.33750V
			1100111: 1.34375V
			1101000: 1.35000V
			1101001: 1.35625V
			1101010: 1.36250V
			1101011: 1.36875V
			1101100: 1.37500V
			1101101: 1.38125V
			1101110: 1.38750V
			1101111: 1.39375V

Bit(s)	Mnemonic	Name	Description
			1110000: 1.40000V
			1110001: 1.40625V
			1110010: 1.41250V
			1110011: 1.41875V
			1110100: 1.42500V
			1110101: 1.43125V
			1110110: 1.43750V
			1110111: 1.44375V
			1111000: 1.45000V
			1111001: 1.45625V
			1111010: 1.46250V
			1111011: 1.46875V
			1111100: 1.47500V
			1111101: 1.48125V
			1111110: 1.48750V
			1111111: 1.49375V

**0304**      **VPA\_CON2**      **VPA Control Register 2**      **0200**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RG_VPA_MODESET								
Type								RW								
Reset								0								

Bit(s)	Mnemonic	Name	Description
8	RG_VPA_MODESET	RG_VPA_MODE SET	0: Auto mode 1: Force PWM mode

**030E**      **VPA\_CON7**      **VPA Control Register 7**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			QI_VPA_EN													VPA_EN
Type			RO													RW
Reset			0													0

Bit(s)	Mnemonic	Name	Description
13	QI_VPA_EN	QI_VPA_EN	<b>Enables signal</b> 0: Disable 1: Enable
0	VPA_EN	VPA_EN	<b>Enable</b> 0: Disable 1: Enable

**0312**      **VPA\_CON9**      **VPA Control Register 9**      **0000**

<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>											VPA_VOSEL					
<b>Type</b>											RW					
<b>Reset</b>											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:0	VPA_VOSEL	VPA_VOSEL	<b>Selects VOUT in register mode</b> 000000: 0.50V 000001: 0.55V 000010: 0.60V 000011: 0.65V 000100: 0.70V 000101: 0.75V 000110: 0.80V 000111: 0.85V 001000: 0.90V 001001: 0.95V 001010: 1.00V 001011: 1.05V 001100: 1.10V 001101: 1.15V 001110: 1.20V 001111: 1.25V 010000: 1.30V 010001: 1.35V 010010: 1.40V 010011: 1.45V 010100: 1.50V 010101: 1.55V 010110: 1.60V 010111: 1.65V 011000: 1.70V 011001: 1.75V 011010: 1.80V 011011: 1.85V 011100: 1.90V 011101: 1.95V 011110: 2.00V 011111: 2.05V 100000: 2.10V 100001: 2.15V 100010: 2.20V 100011: 2.25V 100100: 2.30V 100101: 2.35V 100110: 2.40V 100111: 2.45V 101000: 2.50V 101001: 2.55V 101010: 2.60V 101011: 2.65V 101100: 2.70V 101101: 2.75V 101110: 2.80V 101111: 2.85V 110000: 2.90V 110001: 2.95V 110010: 3.00V 110011: 3.05V 110100: 3.10V 110101: 3.15V

Bit(s)	Mnemonic	Name	Description
			110110: 3.20V
			110111: 3.25V
			111000: 3.30V
			111001: 3.35V
			111010: 3.40V
			111011: 3.45V
			111100: 3.50V
			111101: 3.55V
			111110: 3.60V
			111111: 3.65V

**0330**      **ISINKo\_CO**      **ISINKo Control Register 0**      **0000**  
**No**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				ISINKo_RSVo										ISINK_CHo_MODE			
Type				RW										RW			
Reset				0	0	0	0	0					0	0			

Bit(s)	Mnemonic	Name	Description
12:8	<b>ISINKo_RSVo</b>	ISINK_DIMo_D UTY	<b>ISINK ON-duty of dimming 0 control</b> N: (N+1)/32 0: 1/32 1: 2/32 2: 3/32 31: 32/32
3:2		ISINK_CHo_MO DE	<b>Selects ISINK Channel 0 enable mode</b> 00: PWM mode 01: Breath mode 10: Register mode 11: Register mode

**0332**      **ISINKo\_CO**      **ISINKo Control Register 1**      **0000**  
**N1**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ISINK_DIMo_FSEL															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		ISINK_DIMo_FS EL	<b>Selects ISINKo dimming frequency</b> Backlight 2: 20kHz 61: 1kHz 311: 200Hz 12499: 5Hz 31249: 2Hz 62499: 1Hz Indicator 0: 1kHz 4: 200Hz



Bit(s)	Mnemonic	Name	Description
			199: 5Hz 499: 2Hz 999: 1Hz 1999: 0.5Hz 4999: 0.2Hz 9999: 0.1Hz

**0334**      ISINKo CO      **ISINKo Control Register 2**      **0000**  
N2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		ISINK_CHO_STEP													ISINK_CHO_STEP		ISINK_SFSTRO_EN
Type		RW													RW		RW
Reset		0	0	0										0	0	0	

Bit(s)	Mnemonic	Name	Description
14:12		ISINK_CHO_STEP	<b>Coarse 6 step current level for ISINK CHO</b> 000: 4mA 001: 8mA 010: 12mA 011: 16mA 100: 20mA 101: 24mA 110: 24mA 111: 24mA
2:1	ISINK_CHO_STEP	ISINK_SFSTRO_TC	<b>ISINKo soft start timing step control</b> 0: 0.5us 1: 1us 2: 1.5us 3: 2us
0		ISINK_SFSTRO_EN	<b>ISINKo soft start control</b> 1: Enable soft start current step 0: Disable

**0336**      ISINKo CO      **ISINKo Control Register 3**      **0000**  
N3

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ISINK_BREATHo_TRF_SEL				ISINK_BREATHo_TRF_SEL								ISINK_BREATHo_TOFF_SEL			
Type	RW				RW								RW			
Reset	0	0	0	0	0	0	0	0					0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:12		ISINK_BREATHo_TRF_SEL	<b>Selects ISINKo breath mode rising and falling time</b> 0: 0.123s 1: 0.338s 2: 0.523s 3: 0.707s

Bit(s)	Mnemonic	Name	Description
			4: 0.926s 5: 1.107s 6: 1.291s 7: 1.507s 8: 1.691s 9: 1.876s 10: 2.091s 11: 2.276s 12: 2.460s 13: 2.676s 14: 2.860s 15: 3.075s
11:8	<b>ISINK_B REATHo _TRF_SE L</b>	ISINK_BREATH o_TON_SEL	<b>Selects ISINKo breath mode Ton time</b> 0: 0.123s 1: 0.338s 2: 0.523s 3: 0.707s 4: 0.926s 5: 1.107s 6: 1.291s 7: 1.507s 8: 1.691s 9: 1.876s 10: 2.091s 11: 2.276s 12: 2.460s 13: 2.676s 14: 2.860s 15: 3.075s
3:0		ISINK_BREATH o_TOFF_SEL	<b>Selects ISINKo breath mode Toff time</b> 0: 0.246s 1: 0.677s 2: 1.046s 3: 1.417s 4: 1.845s 5: 2.214s 6: 2.583s 7: 3.014s 8: 3.383s 9: 3.752s 10: 4.183s 11: 4.552s 12: 4.921s 13: 5.351s 14: 5.720s 15: 6.151s

0338

**ISINK1\_CON**  
**o**

**ISINK1 Control Register o**

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				ISINK1_RSVo									ISINK1_RS V1			
Type				RW									RW			
Reset				o	o	o	o	o					o	o		

Bit(s)	Mnemonic	Name	Description
12:8	<b>ISINK1_RSV0</b>	ISINK_DIM1_D UTY	<b>ISINK ON-duty of dimming 1 control</b> N: (N+1)/32 0: 1/32 1: 2/32 2: 3/32 31: 32/32
3:2	<b>ISINK1_RSV1</b>	ISINK_CH1_MO DE	<b>Selects ISINK Channel 1 enable mode</b> 00: PWM mode 01: Breath mode 10: Register mode 11: Register mode

**033A**      ISINK1 CON      **ISINK1 Control Register 1**      **0000**  
**1**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	ISINK_DIM1_FSEL															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		ISINK_DIM1_FS EL	<b>Selects ISINK1 dimming frequency</b> Backlight 2: 20kHz 61: 1kHz 311: 200Hz 12499: 5Hz 31249: 2Hz 62499: 1Hz Indicator 0: 1kHz 4: 200Hz 199: 5Hz 499: 2Hz 999: 1Hz 1999: 0.5Hz 4999: 0.2Hz 9999: 0.1Hz

**033C**      ISINK1 CON      **ISINK1 Control Register 2**      **0000**  
**2**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>		ISINK_CH1_STE P												ISINK_CH 1_STEP		ISIN K_S FST R1 EN
<b>Type</b>		RW												RW		RW
<b>Reset</b>		0	0	0										0	0	0

Bit(s)	Mnemonic	Name	Description
14:12		ISINK_CH1_STE	<b>Coarse 6 step current level for ISINK CH1</b>

Bit(s)	Mnemonic	Name	Description
		P	000: 4mA 001: 8mA 010: 12mA 011: 16mA 100: 20mA 101: 24mA 110: 24mA 111: 24mA
2:1	<b>ISINK_C H1_STEP</b>	ISINK_SFSTR1_ TC	<b>ISINK1 soft start timing step control</b> 0: 0.5us 1: 1us 2: 1.5us 3: 2us
0		ISINK_SFSTR1_ EN	<b>ISINK1 soft start control</b> 1: Enable soft start current step 0: Disable

**033E**      **ISINK1 CON**      **ISINK1 Control Register 3**      **0000**  
**3**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ISINK_BREATH1_TRF_SEL				ISINK_BREATH1_TRF_SEL								ISINK_BREATH1_TOF_SEL			
Type	RW				RW								RW			
Reset	0	0	0	0	0	0	0	0					0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:12		ISINK_BREATH1_ _TRF_SEL	<b>Selects ISINK1 breath mode rising and falling time</b> 0: 0.123s 1: 0.338s 2: 0.523s 3: 0.707s 4: 0.926s 5: 1.107s 6: 1.291s 7: 1.507s 8: 1.691s 9: 1.876s 10: 2.091s 11: 2.276s 12: 2.460s 13: 2.676s 14: 2.860s 15: 3.075s
11:8	<b>ISINK_B REATH1 _TRF_SE L</b>	ISINK_BREATH1_ _TON_SEL	<b>Selects ISINK1 breath mode Ton time</b> 0: 0.123s 1: 0.338s 2: 0.523s 3: 0.707s 4: 0.926s 5: 1.107s 6: 1.291s 7: 1.507s 8: 1.691s 9: 1.876s

Bit(s)	Mnemonic	Name	Description
			10: 2.091s 11: 2.276s 12: 2.460s 13: 2.676s 14: 2.860s 15: 3.075s
3:0	ISINK_BREATH1 _TOFF_SEL		<b>Selects ISINK1 breath mode Toff time</b> 0: 0.246s 1: 0.677s 2: 1.046s 3: 1.417s 4: 1.845s 5: 2.214s 6: 2.583s 7: 3.014s 8: 3.383s 9: 3.752s 10: 4.183s 11: 4.552s 12: 4.921s 13: 5.351s 14: 5.720s 15: 6.151s

**0340**      ISINK2\_CO      **ISINK2 Control Register 0**      **0000**  
  No

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>				<b>ISINK2_RSVo</b>										<b>ISINK2_RS V1</b>			
<b>Type</b>				RW										RW			
<b>Reset</b>				0	0	0	0	0					0	0			

Bit(s)	Mnemonic	Name	Description
12:8	ISINK2_ RSVo	ISINK_DIM2_D UTY	<b>ISINK ON-duty of dimming 2 control</b> N: (N+1)/32 0: 1/32 1: 2/32 2: 3/32 31: 32/32
3:2	ISINK2_ RSV1	ISINK_CH2_MO DE	<b>Selects ISINK Channel 2 enable mode</b> 00: PWM mode 01: Breath mode 10: Register mode 11: Register mode

**0342**      ISINK2\_CO      **ISINK2 Control Register 1**      **0000**  
  N1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>ISINK_DIM2_FSSEL</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		ISINK_DIM2_FS EL	<b>Selects ISINK2 dimming frequency</b> Backlight 2: 20kHz 61: 1kHz 311: 200Hz 12499: 5Hz 31249: 2Hz 62499: 1Hz Indicator 0: 1kHz 4: 200Hz 199: 5Hz 499: 2Hz 999: 1Hz 1999: 0.5Hz 4999: 0.2Hz 9999: 0.1Hz

**0344**      ISINK2\_CO      **ISINK2 Control Register 2**      **0000**  
N2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		ISINK_CH2_ST EP												ISINK_CH 2_STEP		ISIN K_S FST R2_ EN
Type		RW												RW		RW
Reset		0	0	0										0	0	0

Bit(s)	Mnemonic	Name	Description
14:12		ISINK_CH2_STE P	<b>Coarse 6 step current level for ISINK CH2</b> 000: 4mA 001: 8mA 010: 12mA 011: 16mA 100: 20mA 101: 24mA 110: 24mA 111: 24mA
2:1	<b>ISINK_C H2_STE P</b>	ISINK_SFSTR2_ TC	<b>ISINK2 soft start timing step control</b> 0: 0.5us 1: 1us 2: 1.5us 3: 2us
0		ISINK_SFSTR2_ EN	<b>ISINK2 soft start control</b> 1: Enable sfter start current step 0: Disable

**0346**      ISINK2\_CON      **ISINK2 Control Register 3**      **0000**  
3

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ISINK_BREATH2_TR				ISINK_BREATH2_TR								ISINK_BREATH2_TO			

	F_SEL				F_SEL								FF_SEL			
Type	RW				RW								RW			
Reset	0	0	0	0	0	0	0	0					0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:12		ISINK_BREATH 2_TRF_SEL	<b>Selects ISINK2 breath mode rising and falling time</b> 0: 0.123s 1: 0.338s 2: 0.523s 3: 0.707s 4: 0.926s 5: 1.107s 6: 1.291s 7: 1.507s 8: 1.691s 9: 1.876s 10: 2.091s 11: 2.276s 12: 2.460s 13: 2.676s 14: 2.860s 15: 3.075s
11:8	<b>ISINK_B REATH2 _TRF_SE L</b>	ISINK_BREATH 2_TON_SEL	<b>Selects ISINK2 breath mode Ton time</b> 0: 0.123s 1: 0.338s 2: 0.523s 3: 0.707s 4: 0.926s 5: 1.107s 6: 1.291s 7: 1.507s 8: 1.691s 9: 1.876s 10: 2.091s 11: 2.276s 12: 2.460s 13: 2.676s 14: 2.860s 15: 3.075s
3:0		ISINK_BREATH 2_TOFF_SEL	<b>Selects ISINK2 breath mode Toff time</b> 0: 0.246s 1: 0.677s 2: 1.046s 3: 1.417s 4: 1.845s 5: 2.214s 6: 2.583s 7: 3.014s 8: 3.383s 9: 3.752s 10: 4.183s 11: 4.552s 12: 4.921s 13: 5.351s 14: 5.720s 15: 6.151s

**0348**      ISINK3\_CO      **ISINK3 Control Register 0**      **0000**  
N0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ISINK3_RSVo											ISINK3_RSv1				
Type	RW											RW				
Reset				0	0	0	0	0					0	0		

Bit(s)	Mnemonic	Name	Description
12:8	ISINK3_RSVo	ISINK_DIM3_D UTY	<b>ISINK ON-duty of dimming 3 control</b> N: (N+1)/32 0: 1/32 1: 2/32 2: 3/32 31: 32/32
3:2	ISINK3_RSv1	ISINK_CH3_Mo DE	<b>Selects ISINK Channel 3 enable mode</b> 00: PWM mode 01: Breath mode 10: Register mode 11: Register mode

**034A**      ISINK3\_CO      **ISINK3 Frequency Register**      **0000**  
N1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ISINK_DIM3_FSSEL															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		ISINK_DIM3_FS EL	<b>Selects ISINK3 dimming frequency</b> Backlight 2: 20kHz 61: 1kHz 311: 200Hz 12499: 5Hz 31249: 2Hz 62499: 1Hz Indicator 0: 1kHz 4: 200Hz 199: 5Hz 499: 2Hz 999: 1Hz 1999: 0.5Hz 4999: 0.2Hz 9999: 0.1Hz

**034C**      ISINK3\_CO      **ISINK3 Control Register 2**      **0000**  
N2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		ISINK_CH3_STE											ISINK_CH	ISIN		





Bit(s)	Mnemonic	Name	Description
L			2: 0.523s 3: 0.707s 4: 0.926s 5: 1.107s 6: 1.291s 7: 1.507s 8: 1.691s 9: 1.876s 10: 2.091s 11: 2.276s 12: 2.460s 13: 2.676s 14: 2.860s 15: 3.075s
3:0		ISINK_BREATH 3_TOFF_SEL	<b>Selects ISINK3 breath mode Toff time</b> 0: 0.246s 1: 0.677s 2: 1.046s 3: 1.417s 4: 1.845s 5: 2.214s 6: 2.583s 7: 3.014s 8: 3.383s 9: 3.752s 10: 4.183s 11: 4.552s 12: 4.921s 13: 5.351s 14: 5.720s 15: 6.151s

**0350**      ISINK ANA      **ISINKS ACD Interface 0**      **0000**  
**0**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RG_ISINKo_dou ble_EN	RG_ISINKK1_dou ble_EN	RG_ISINKK2_dou ble_EN	RG_ISINKK3_dou ble_EN								
Type					RW	RW	RW	RW								
Reset					0	0	0	0								

Bit(s)	Mnemonic	Name	Description
11		RG_ISINKo_dou ble_EN	<b>Coarse 6 step current level for ISINK CH0</b> 000: 4mA 001: 8mA 010: 12mA 011: 16mA 100: 20mA 101: 24mA 110: 24mA 111: 24mA
10		RG_ISINKK1_dou	<b>Coarse 6 step current level for ISINK CH1</b>

Bit(s)	Mnemonic	Name	Description
		ble_EN	000: 4mA 001: 8mA 010: 12mA 011: 16mA 100: 20mA 101: 24mA 110: 24mA 111: 24mA
9		RG_ISINK2_dou ble_EN	<b>Coarse 6 step current level for ISINK CH2</b> 000: 4mA 001: 8mA 010: 12mA 011: 16mA 100: 20mA 101: 24mA 110: 24mA 111: 24mA
8		RG_ISINK3_dou ble_EN	<b>Coarse 6 step current level for ISINK CH3</b> 000: 4mA 001: 8mA 010: 12mA 011: 16mA 100: 20mA 101: 24mA 110: 24mA 111: 24mA

**0354**      ISINK\_PHASE\_DLY      **ISINK Phase Delay**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											ISINK_PHASE_DLY_TC		ISINK_PHASE3_DLY_EN	ISINK_PHASE2_DLY_EN	ISINK_PHASE1_DLY_EN	ISINK_PHASE0_DLY_EN
Type											RW		RW	RW	RW	RW
Reset											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:4		ISINK_PHASE_DLY_TC	<b>Selects ISINK channel backlight phase delay</b> 0: 0.5us 1: 1us 2: 1.5us 3: 2us
3		ISINK_PHASE3_DLY_EN	<b>ISINK3 phase delay control</b> 1: Enable phase delay 0: Disable
2		ISINK_PHASE2_DLY_EN	<b>ISINK2 phase delay control</b> 1: Enable phase delay 0: Disable
1		ISINK_PHASE1_DLY_EN	<b>ISINK1 phase delay control</b> 1: Enable phase delay 0: Disable

Bit(s)	Mnemonic	Name	Description
0		ISINK_PHASE0_DLY_EN	<b>ISINKo phase delay control</b> 1: Enable phase delay 0: Disable

**0356**      **ISINK\_EN\_CTRL**      **ISINK Enable Control**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									ISINK_C_HOP3_EN	ISINK_C_HOP2_EN	ISINK_C_HOP1_EN	ISINK_C_HOP0_EN	ISINK_H3_EN	ISINK_H2_EN	ISINK_H1_EN	ISINK_H0_EN
Type									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7		ISINK_CHOP3_EN	<b>Enables ISINK Channel 3 CHOP CLK</b> 0: Disable 1: Enable
6		ISINK_CHOP2_EN	<b>Enables ISINK Channel 2 CHOP CLK</b> 0: Disable 1: Enable
5		ISINK_CHOP1_EN	<b>Enables ISINK Channel 1 CHOP CLK</b> 0: Disable 1: Enable
4		ISINK_CHOP0_EN	<b>Enables ISINK Channel 0 CHOP CLK</b> 0: Disable 1: Enable
3		ISINK_CH3_EN	<b>Turns on ISINK Channel 3</b> 0: Disable 1: Enable
2		ISINK_CH2_EN	<b>Turns on ISINK Channel 2</b> 0: Disable 1: Enable
1		ISINK_CH1_EN	<b>Turns on ISINK Channel 1</b> 0: Disable 1: Enable
0		ISINK_CH0_EN	<b>Turns on ISINK Channel 0</b> 0: Disable 1: Enable

**0402**      **ANALDO\_CON1**      **Analog LDO Control Register 1**      **0400**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Q1_VTC_XO_EN															
Type	RO															

<b>Reset</b>	0																		
--------------	---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Bit(s)	Mnemonic	Name	Description
15	QI_VTCXO_EN	QI_VTCXO_EN	

**0404**      **ANALDO\_C**      **Analog LDO Control Register 2**      **4000**  
**ON2**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	QI_VA_EN								QI_VA_MODE							
<b>Type</b>	RO								RO							
<b>Reset</b>	0								0							

Bit(s)	Mnemonic	Name	Description
15	QI_VA_EN	QI_VA_EN	
7	QI_VA_MODE	QI_VA_MODE	

**0408**      **ANALDO\_C**      **Analog LDO Control Register 4**      **0000**  
**ON4**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RG_VCAMA_EN															
<b>Type</b>	RW															
<b>Reset</b>	0															

Bit(s)	Mnemonic	Name	Description
15	RG_VCAMA_EN	RG_VCAMA_EN	<b>Enable</b> 1'b1: Enable 1'b0: Disable

**040A**      **ANALDO\_C**      **Analog LDO Control Register 5**      **0000**  
**ON5**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>			QI_VTCXO_OC_STATUS		QI_VA_OC_STATUS			QI_VCAMA_OC_STATUS								
<b>Type</b>			RO		RO			RO								
<b>Reset</b>			0		0			0								

Bit(s)	Mnemonic	Name	Description
13	QI_VTCX O_OC_S TATUS	QI_VTCXO_OC_ STATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'bo: No over-current
11	QI_VA_ OC_STA TUS	QI_VA_OC_STA TUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'bo: No over-current
8	QI_VCA MA_OC_ STATUS	QI_VCAMA_OC_ STATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'bo: No over-current

**0410**      ANALDO\_C      **Analog LDO Control Register 8**      **0004**  
ON8

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										RG_ VA_ VOSEL						
Type										RW						
Reset										0						

Bit(s)	Mnemonic	Name	Description
6	RG_VA_ VOSEL	RG_VA_VOSEL	<b>Selects output voltage (removed)</b> 1'bo: 1.8V 1'b1: 2.5V

**0412**      ANALDO\_C      **Analog LDO Control Register 10**      **0064**  
ON10

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RG_VCAMA_CAL					RG_VCAM A_VOSEL					RG_VCAM A_FBSEL	
Type					RW					RW					RW	
Reset					0	0	0	0		1	1				0	0

Bit(s)	Mnemonic	Name	Description
11:8	RG_VCA MA_CAL	RG_VCAMA_CA L	<b>Calibrates voltage</b> 0000: 0mV 0001: -20mV 0010: -40mV 0011: -60mV 0100: -80mV 0101: -100mV 0110: -120mV 0111: -140mV 1000: 160mV 1001: 140mV 1010: 120mV 1011: 100mV 1100: 80mV 1101: 60mV 1110: 40mV

Bit(s)	Mnemonic	Name	Description
6:5	RG_VCA MA_VOS EL	RG_VCAMA_VO SEL	1111: 20mV <b>Selects output voltage</b> 2'b00: 1.5V 2'b01: 1.8V 2b'10: 2.5V 2b'11: 2.8V
1:0	RG_VCA MA_FBS EL	RG_VCAMA_FB SEL	<b>Selects load regulation performance</b> 2'b00: 18mV 2'b01: 8mV 2b'10: 12mV 2b'11: 30mV

**0418**      **ANALDO\_C**      **Analog LDO Control Register 17**      **0000**  
**ON17**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VCN33_EN															
Type	RO															
Reset	0															

Bit(s)	Mnemonic	Name	Description
15		QI_VCN33_EN	1'b1: Enable 1'b0: Disable

**041C**      **ANALDO\_C**      **Analog LDO Control Register 19**      **0000**  
**ON19**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VCN28_EN			RG_VCN28_EN												
Type	RO			RW												
Reset	0			0												

Bit(s)	Mnemonic	Name	Description
15		QI_VCN28_EN	1'b1: enable 1'b0: disable
12		RG_VCN28_EN	<b>Enable</b> 1'b1: Enable 1'b0: Disable

**041E**      **ANALDO\_C**      **Analog LDO Control Register 20**      **0000**  
**ON20**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI								QI							

	VCN28_OC_STATUS									VCN28_MODE					
Type	RO									RO					
Reset	0									0					

Bit(s)	Mnemonic	Name	Description
15	QI_VCN28_OC_STATUS	QI_VCN28_OC_STATUS	
7	QI_VCN28_MODE	QI_VCN28_MODE	<b>Enables low power mode</b> PMU_RSTB should not be used to gate D/A interface LS. 0: Normal mode 1: Low power mode

**0420**      **ANALDO\_CON21**      **Analog LDO Control Register 21**      **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VCN33_OC_STATUS			RG_VCN33_EN					QI_VCN33_MODE							
Type	RO			RW					RO							
Reset	0			0					0							

Bit(s)	Mnemonic	Name	Description
15	QI_VCN33_OC_STATUS	QI_VCN33_OC_STATUS	
12		RG_VCN33_EN	<b>Enable</b> 1'b1: Enable 1'b0: Disable
7	QI_VCN33_MODE	QI_VCN33_MODE	<b>Enables low power mode</b> PMU_RSTB should not be used to gate D/A interface LS. 0: Normal mode 1: Low power mode

**0500**      **DIGLDO\_CO No**      **Digital LDO Control Register 0**      **4000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VIO28_EN								QI_VIO28_MODE							
Type	RO								RO							
Reset	0								0							



Bit(s)	Mnemonic	Name	Description
15	QI_VIO28_EN	QI_VIO28_EN	
7	QI_VIO28_MODE	QI_VIO28_MODE	

**0502**      DIGLDO\_CO      **Digital LDO Control Register 2**      **4000**  
**N<sub>2</sub>**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VUSB_EN								QI_VUSB_MODE							
Type	RO								RO							
Reset	0								0							

Bit(s)	Mnemonic	Name	Description
15	QI_VUSB_EN	QI_VUSB_EN	
7	QI_VUSB_MODE	QI_VUSB_MODE	

**0504**      DIGLDO\_CO      **Digital LDO Control Register 3**      **1000**  
**N<sub>3</sub>**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VMC_EN								QI_VMC_MODE							
Type	RO								RO							
Reset	0								0							

Bit(s)	Mnemonic	Name	Description
15	QI_VMC_EN	QI_VMC_EN	
7	QI_VMC_MODE	QI_VMC_MODE	

**0506**      DIGLDO\_CO      **Digital LDO Control Register 5**      **4000**  
**N<sub>5</sub>**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VMCH_EN								QI_VMCH_MODE							
Type	RO								RO							
Reset	0								0							

Bit(s)	Mnemonic	Name	Description
15	QI_VMC H_EN	QI_VMCH_EN	
7	QI_VMC H_MOD E	QI_VMCH_MOD E	

**0508**      DIGLDO\_CO      **Digital LDO Control Register 6**      **4000**  
N6

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VEM C_3 V3_ EN								QI_VEM C_3 V3_ MO DE							
Type	RO								RO							
Reset	0								0							

Bit(s)	Mnemonic	Name	Description
15	QI_VEM C_3V3_ EN N	QI_VEMC_3V3_ EN	
7	QI_VEM C_3V3_ MODE	QI_VEMC_3V3_ MODE	

**050A**      DIGLDO\_CO      **Digital LDO Control Register 7**      **0000**  
N7

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									QI_VGP 1_LP MODE						VGP 1_LP MO DE_ SET	VGP 1_LP _SE L
Type									RO						RW	RW
Reset									0						0	0

Bit(s)	Mnemonic	Name	Description
7	QI_VGP1 _MODE	QI_VGP1_MODE	
1	VGP1_LP _MODE_ SET	VGP1_LP_MODE _SET	<b>Low power mode software setting</b> 0: Normal 1: Low power mode
0	VGP1_LP _SEL	VGP1_LP_SEL	<b>Selects low power mode</b> 1: SRCLKEN 0: SW control

050C DIGLDO\_CO Digital LDO Control Register 8 N8 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_VGP2_EN								QI_VGP2_MODE						VGP2_LP_MODE_SET	VGP2_LP_SEL
Type	RW								RO						RW	RW
Reset	0								0						0	0

Bit(s)	Mnemonic	Name	Description
15	RG_VGP2_EN	RG_VGP2_EN	<b>Enable</b> 1'b1: Enable 1'bo: Disable
7	QI_VGP2_MODE	QI_VGP2_MODE	
1	VGP2_LP_MODE_SET	VGP2_LP_MODE_SET	<b>Low power mode software setting</b> 0: Normal 1: Low power mode
0	VGP2_LP_SEL	VGP2_LP_SEL	<b>Selects low power mode</b> 1: SRCLKEN 0: SW control

050E DIGLDO\_CO Digital LDO control register 9 N9 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_VGP3_EN								QI_VGP3_MODE						VGP3_LP_MODE_SET	VGP3_LP_SEL
Type	RW								RO						RW	RW
Reset	0								0						0	0

Bit(s)	Mnemonic	Name	Description
15	RG_VGP3_EN	RG_VGP3_EN	<b>Enable</b> 1'b1: Enable 1'bo: Disable
7	QI_VGP3_MODE	QI_VGP3_MODE	
1	VGP3_LP_MODE_SET	VGP3_LP_MODE_SET	<b>Low power mode software setting</b> 0: Normal 1: Low power mode
0	VGP3_LP_SEL	VGP3_LP_SEL	<b>Selects low power mode</b> 1: SRCLKEN 0: SW control

**0512**      DIGLDO\_CO      **Digital LDO Control Register 11**      **0000**  
N11

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VCN_1V8_EN								QI_VCN_1V8_MODE							
Type	RO								RO							
Reset	0								0							

Bit(s)	Mnemonic	Name	Description
15	QI_VCN_1V8_EN	QI_VCN_1V8_EN	
7	QI_VCN_1V8_MODE	QI_VCN_1V8_MODE	

**0516**      DIGLDO\_CO      **Digital LDO Control Register 13**      **0000**  
N13

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_VSIM1_EN								QI_VSIM1_MODE						VSIM1_LP_SEL	VSIM1_LP_SEL
Type	RW								RO						RW	RW
Reset	0								0						0	0

Bit(s)	Mnemonic	Name	Description
15	RG_VSIM1_EN	RG_VSIM1_EN	<b>Enable</b> 1'b1: Enable 1'b0: Disable
7	QI_VSIM1_MODE	QI_VSIM1_MODE	
1	VSIM1_LP_MODE_SET	VSIM1_LP_MODE_SET	<b>Low power mode software setting</b> 0: Normal 1: Low power mode
0	VSIM1_LP_SEL	VSIM1_LP_SEL	<b>Selects low power mode</b> 1: SRCLKEN 0: SW control

**0518**      DIGLDO\_CO      **Digital LDO Control Register 14**      **0000**  
N14

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									QI_VSIM2_MODE					VSIM2_THR_HDN_EN	VSIM2_LP_SEL	VSIM2_LP_SEL
Type									RO						RW	RW
Reset									0						0	0

Type																			RO											RW	RW	RW		
Reset																			0													0	0	0

Bit(s)	Mnemonic	Name	Description
7	QI_VSIM2_MODE	QI_VSIM2_MODE	
2	VSIM2_THER_SHDN_EN	VSIM2_THER_SHDN_EN	<b>Enables VSIM2 thermal shut-down</b> 1'b1: Enable 1'bo: Disable
1	VSIM2_LP_MODE_SET	VSIM2_LP_MODE_SET	<b>Low power mode software setting</b> 0: Normal 1: Low power mode
0	VSIM2_LP_SEL	VSIM2_LP_SEL	<b>Selects low power mode</b> 1: SRCLKEN 0: SW control

051A      DIGLDO\_CO      Digital LDO Control Register15      0100  
            N15

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VRTC_EN															
Type	RO															
Reset	0															

Bit(s)	Mnemonic	Name	Description
15	QI_VRTC_EN	QI_VRTC_EN	

0520      DIGLDO\_CO      Digital LDO Control Register 18      0000  
            N18

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VIO28_OC_STATUS				QI_VUSB_OC_STATUS	QI_VMC_HO_C3_OC_STATUS				QI_VMC_HO_C3_OC_STATUS			QI_VEM_C3_OC_STATUS			
Type	RO				RO	RO				RO			RO			
Reset	0				0	0				0			0			

Bit(s)	Mnemonic	Name	Description
15	QI_VIO28_OC_STATUS	QI_VIO28_OC_STATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'bo: No over-current
11	QI_VUSB_OC_STATUS	QI_VUSB_OC_STATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'bo: No over-current

Bit(s)	Mnemonic	Name	Description
10	<b>QI_VMC_OC_ST</b> <b>ATUS</b>	QI_VMC_OC_ST ATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'b0: No over-current
6	<b>QI_VMC_H_OC_S</b> <b>TATUS</b>	QI_VMCH_OC_ STATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'b0: No over-current
3	<b>QI_VEMC_3V3_OC_STAT</b> <b>US</b>	QI_VEMC_3V3_ OC_STATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'b0: No over-current

**0522**      **DIGLDO\_CO**      **Digital LDO Control Register 19**      **0000**  
**N19**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>QI_VGP1_OC_S</b> <b>TATUS</b>	<b>QI_VGP2_OC_S</b> <b>TATUS</b>			<b>QI_VGP3_OC_S</b> <b>TATUS</b>						<b>QI_VIBR_OC_S</b> <b>TATUS</b>		<b>QI_VSIM1_OC_S</b> <b>TATUS</b>	<b>QI_VSIM2_OC_S</b> <b>TATUS</b>		
<b>Type</b>	RO	RO			RO						RO		RO	RO		
<b>Reset</b>	0	0			0						0		0	0		

Bit(s)	Mnemonic	Name	Description
15	<b>QI_VGP1_OC_ST</b> <b>ATUS</b>	QI_VGP1_OC_S TATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'b0: No over-current
14	<b>QI_VGP2_OC_ST</b> <b>ATUS</b>	QI_VGP2_OC_S TATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'b0: No over-current
11	<b>QI_VGP3_OC_ST</b> <b>ATUS</b>	QI_VGP3_OC_S TATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'b0: No over-current
5	<b>QI_VIBR_OC_ST</b> <b>ATUS</b>	QI_VIBR_OC_ST ATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'b0: No over-current
3	<b>QI_VSIM1_OC_ST</b> <b>ATUS</b>	QI_VSIM1_OC_S TATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'b0: No over-current
2	<b>QI_VSIM2_OC_ST</b> <b>ATUS</b>	QI_VSIM2_OC_ STATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'b0: No over-current

**0530**      **DIGLDO\_CO**      **Digital LDO Control Register 28**      **00A1**  
**N28**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>					<b>RG_VGP1_CAL</b>				<b>RG_VGP1_VOSEL</b>							

Type					RW				RW							
Reset					0	0	0	0	1	0	1					

Bit(s)	Mnemonic	Name	Description
11:8	<b>RG_VGP 1_CAL</b>	RG_VGP1_CAL	<b>Calibrates voltage</b> 4'b0000: 0mV 4'b0001: -20mV 4'b0010: -40mV 4'b0011: -60mV 4'b0100: -80mV (unused for 1.3V output, -0mV) 4'b0101: -100mV (unused for 1.3V output, -20mV) 4'b0110: -120mV (unused for 1.3V output, -40mV) 4'b0111: -140mV (unused for 1.3V output, -60mV) 4'b1000: +160mV 4'b1001: +140mV 4'b1010: +120mV 4'b1011: +100mV 4'b1100: +80mV 4'b1101: +60mV 4'b1110: +40mV 4'b1111: +20mV
7:5	<b>RG_VGP 1_VOSEL</b>	RG_VGP1_VOSEL	<b>Output selection signal</b> (3'b101: 2.8V) 3'b000: 1.2V 3'b001: 1.3V 3'b010: 1.5V 3'b011: 1.8V 3'b100: 2.0V 3'b101: 2.8V 3'b110: 3.0V 3'b111: 3.3V

**0532**      DIGLDO\_CO      **Digital LDO Control Register 29**      **0081**  
N29

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RG_VGP2_CAL				RG_VGP2_VOS EL							
Type					RW				RW							
Reset					0	0	0	0	1	0	0					

Bit(s)	Mnemonic	Name	Description
11:8	<b>RG_VGP 2_CAL</b>	RG_VGP2_CAL	<b>Calibrates voltage</b> 4'b0000: 0mV 4'b0001: -20mV 4'b0010: -40mV 4'b0011: -60mV 4'b0100: -80mV (unused for 1.3V output, -0mV) 4'b0101: -100mV (unused for 1.3V output, -20mV) 4'b0110: -120mV (unused for 1.3V output, -40mV) 4'b0111: -140mV (unused for 1.3V output, -60mV) 4'b1000: +160mV 4'b1001: +140mV 4'b1010: +120mV 4'b1011: +100mV 4'b1100: +80mV 4'b1101: +60mV

Bit(s)	Mnemonic	Name	Description
7:5	<b>RG_VGP2_VOSEL</b> L	RG_VGP2_VOSEL	<b>Output selection signal</b> 4'b1110: +40mV 4'b1111: +20mV (3'b100: 2.8V) 3'b000: 1.2V 3'b001: 1.3V 3'b010: 1.5V 3'b011: 1.8V 3'b100: 2.5V 3'b101: 2.8V 3'b110: 3.0V 3'b111: 2.0V

**0534**      DIGLDO\_CO      **Digital LDO Control Register 30**      **0001**  
N30

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>					<b>RG_VGP3_CAL</b>					<b>RG_VGP3_VOSEL</b>						
<b>Type</b>					RW					RW						
<b>Reset</b>					0	0	0	0		0	0					

Bit(s)	Mnemonic	Name	Description
11:8	<b>RG_VGP3_CAL</b>	RG_VGP3_CAL	<b>Calibrates voltage</b> 4'b0000: 0mV 4'b0001: -20mV 4'b0010: -40mV 4'b0011: -60mV 4'b0100: -80mV (unused for 1.3V output, -0mV) 4'b0101: -100mV (unused for 1.3V output, -20mV) 4'b0110: -120mV (unused for 1.3V output, -40mV) 4'b0111: -140mV (unused for 1.3V output, -60mV) 4'b1000: +160mV 4'b1001: +140mV 4'b1010: +120mV 4'b1011: +100mV 4'b1100: +80mV 4'b1101: +60mV 4'b1110: +40mV 4'b1111: +20mV
6:5	<b>RG_VGP3_VOSEL</b> L	RG_VGP3_VOSEL	<b>Output selection signal</b> (2'b00: 2.8V) 2'b00: 1.2V 2'b01: 1.3V 2'b10: 1.5V 2'b11: 1.8V

**0536**      DIGLDO\_CO      **Digital LDO Control Register 31**      **0000**  
N31

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RG_VCAM_A</b>								<b>QI_VCAM_A</b>						<b>VCA_M_A</b>	<b>VCA_M_A</b>
															<b>F_L</b>	<b>F_L</b>



	F_E N									F_M ODE							P_M ODE _SE T	P_S EL
Type	RW									RO							RW	RW
Reset	0									0							0	0

Bit(s)	Mnemonic	Name	Description
15	<b>RG_VCAM_AF_EN</b>	RG_VCAM_AF_EN	<b>Enable</b> 1'b1: Enable 1'b0: Disable
7	<b>QI_VCAM_AF_MODE</b>	QI_VCAM_AF_MODE	
1	<b>VCAM_AF_LP_MODE_SET</b>	VCAM_AF_LP_MODE_SET	<b>Low power mode software setting</b> 0: Normal 1: Low power mode
0	<b>VCAM_AF_LP_SEL</b>	VCAM_AF_LP_SEL	<b>Selects low power mode</b> 1: SRCLKEN 0: SW control

**0538**      DIGLDO\_CO      **Digital LDO Control Register 32**      **0081**  
N32

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		RG_VCAM_AF_CAL							RG_VCAM_AF_VOSEL				VCAM_AF_VOSEL				
Type		RW							RW				RW				
Reset		0	0	0	0				1	0	0		0				

Bit(s)	Mnemonic	Name	Description
14:11	<b>RG_VCAM_AF_CAL</b>	RG_VCAM_AF_CAL	<b>Calibrates voltage</b> 4'b0000: 0mV 4'b0001: -20mV 4'b0010: -40mV 4'b0011: -60mV 4'b0100: -80mV (unused for 1.3V output, -0mV) 4'b0101: -100mV (unused for 1.3V output, -20mV) 4'b0110: -120mV (unused for 1.3V output, -40mV) 4'b0111: -140mV (unused for 1.3V output, -60mV) 4'b1000: +160mV 4'b1001: +140mV 4'b1010: +120mV 4'b1011: +100mV 4'b1100: +80mV 4'b1101: +60mV 4'b1110: +40mV 4'b1111: +20mV
7:5	<b>RG_VCAM_AF_VOSEL</b>	RG_VCAM_AF_VOSEL	<b>Output selection signal</b> (3'b101: 2.8V) 3'b000: 1.2V 3'b001: 1.3V

Bit(s)	Mnemonic	Name	Description
			3'b010: 1.5V 3'b011: 1.8V 3'b100: 2.0V 3'b101: 2.8V 3'b110: 3.0V 3'b111: 3.3V
3		VCAM_AF_ON_CTRL	1'bo: SW control 1'b1: HW control

**053C**      DIGLDO\_CO      **Digital LDO Control Register 34**      **0001**  
N34

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RG_VSIM1_CAL						RG_VSI M1_VOS EL					
Type					RW						RW					
Reset					0	0	0	0			0					

Bit(s)	Mnemonic	Name	Description
11:8	RG_VSI M1_CAL	RG_VSIM1_CAL	<b>Calibrates voltage</b> 4'b0000: 0mV 4'b0001: -20mV 4'b0010: -40mV 4'b0011: -60mV 4'b0100: -80mV (unused for 1.3V output, -0mV) 4'b0101: -100mV (unused for 1.3V output, -20mV) 4'b0110: -120mV (unused for 1.3V output, -40mV) 4'b0111: -140mV (unused for 1.3V output, -60mV) 4'b1000: +160mV 4'b1001: +140mV 4'b1010: +120mV 4'b1011: +100mV 4'b1100: +80mV 4'b1101: +60mV 4'b1110: +40mV 4'b1111: +20mV
5	RG_VSI M1_VOS EL	RG_VSIM1_VOS EL	<b>Output selection signal</b> 1'bo: 1.8V 1'b1: 3.0V

**053E**      DIGLDO\_CO      **Digital LDO Control Register 35**      **0001**  
N35

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RG_VSIM2_CAL						RG_VSI M2_VOS EL					
Type					RW						RW					
Reset					0	0	0	0			0					

Bit(s)	Mnemonic	Name	Description
11:8	<b>RG_VSI M2_CAL</b>	RG_VSIM2_CAL	<b>Calibrates voltage</b> 4'b0000: 0mV 4'b0001: -20mV 4'b0010: -40mV 4'b0011: -60mV 4'b0100: -80mV (unused for 1.3V output, -0mV) 4'b0101: -100mV (unused for 1.3V output, -20mV) 4'b0110: -120mV (unused for 1.3V output, -40mV) 4'b0111: -140mV (unused for 1.3V output, -60mV) 4'b1000: +160mV 4'b1001: +140mV 4'b1010: +120mV 4'b1011: +100mV 4'b1100: +80mV 4'b1101: +60mV 4'b1110: +40mV 4'b1111: +20mV
5	<b>RG_VSI M2_VOS EL</b>	RG_VSIM2_VOS EL	<b>Output selection signal</b> 1'bo: 1.8V 1'b1: 3.0V

**0542**      DIGLDO\_CO      **Digital LDO Control Register 39**      **0000**  
N39

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RG_VIB R_EN								QI_VIB R_MODE						VIB R_L P_M ODE _SE T	VIB R_L P_S EL
<b>Type</b>	RW								RO						RW	RW
<b>Reset</b>	0								0						0	0

Bit(s)	Mnemonic	Name	Description
15	<b>RG_VIB R_EN</b>	RG_VIBR_EN	<b>Enable</b> 1'b1: Enable 1'bo: Disable
7	<b>QI_VIBR _MODE</b>	QI_VIBR_MODE	
1	<b>VIBR_LP _MODE_ _SET</b>	VIBR_LP_MODE _SET	<b>Low power mode software setting</b> 0: Normal 1: Low power mode
0	<b>VIBR_LP _SEL</b>	VIBR_LP_SEL	<b>Selects low power mode</b> 1: SRCLKEN 0: SW control

**0544**      DIGLDO\_CO      **Digital LDO Control Register 40**      **0101**  
N40

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>			RG_VIBR_CAL							RG_VIBR_VOSE L						

Type			RW						RW							
Reset			0	0	0	0			0	0	0					

Bit(s)	Mnemonic	Name	Description
13:10	RG_VIB R_CAL	RG_VIBR_CAL	<b>Calibrates voltage</b> 4'b0000: 0mV 4'b0001: -20mV 4'b0010: -40mV 4'b0011: -60mV 4'b0100: -80mV (unused for 1.3V output, -0mV) 4'b0101: -100mV (unused for 1.3V output, -20mV) 4'b0110: -120mV (unused for 1.3V output, -40mV) 4'b0111: -140mV (unused for 1.3V output, -60mV) 4'b1000: +160mV 4'b1001: +140mV 4'b1010: +120mV 4'b1011: +100mV 4'b1100: +80mV 4'b1101: +60mV 4'b1110: +40mV 4'b1111: +20mV
7:5	RG_VIB R_VOSEL	RG_VIBR_VOSEL	<b>Output selection signal</b> (3'b100: 2.8V) 3'b000: 1.2V 3'b001: 1.3V 3'b010: 1.5V 3'b011: 1.8V 3'b100: 2.0V 3'b101: 2.8V 3'b110: 3.0V 3'b111: 3.3V

0548 DIGLDO\_CO Digital LDO Control Register 42 0000  
N42

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VCA M_AF_O C_STAT TATUS		QI_VM_ OC_ STA TATUS		QI_VRF 18_ OC_ STA TATUS		QI_VIO1 8_ OC_ STA TATUS		QI_VCN 1V 8_ OC_ STA TATUS		QI_VCA MD_ OC_ STA TATUS		QI_VCA M_I O_ OC_ STA TATUS			
Type	RO		RO		RO		RO		RO		RO		RO			
Reset	0		0		0		0		0		0		0			

Bit(s)	Mnemonic	Name	Description
15	QI_VCA M_AF_O C_STAT US	QI_VCAM_AF_O C_STATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'b0: No over-current
13	QI_VM_ OC_ STA TATUS	QI_VM_OC_STA TATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'b0: No over-current
11	QI_VRF1 8_OC_ST	QI_VRF18_OC_S TATUS	<b>Over-current status</b> 1'b1: Over-current occurs.

Bit(s)	Mnemonic	Name	Description
		ATUS	1'bo: No over-current
9	QI_VIO18_OC_STATUS	QI_VIO18_OC_STATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'bo: No over-current
7	QI_VCN1V8_OC_STATUS	QI_VCN1V8_OC_STATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'bo: No over-current
5	QI_VCAMD_OC_STATUS	QI_VCAMD_OC_STATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'bo: No over-current
3	QI_VCAM_IO_OC_STATUS	QI_VCAM_IO_OC_STATUS	<b>Over-current status</b> 1'b1: Over-current occurs. 1'bo: No over-current

054C DIGLDO\_CO Digital LDO Control Register 44 0000  
N44

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	VGP1_ON_CTRL	VGP2_ON_CTRL	VGP3_ON_CTRL				VSIM1_ON_CTRL	VSIM2_ON_CTRL	VIBR_ON_CTRL							
Type	RW	RW	RW				RW	RW	RW							
Reset	0	0	0				0	0	0							

Bit(s)	Mnemonic	Name	Description
15		VGP1_ON_CTRL	0: SW controlled by RG_VGP1_EN 1: HW control
14		VGP2_ON_CTRL	0: SW controlled by RG_VGP2_EN 1: HW
13		VGP3_ON_CTRL	0: SW controlled by RG_VGP3_EN 1: HW
9		VSIM1_ON_CTRL	0: SW controlled by RG_VSIM1_EN 1: HW
8		VSIM2_ON_CTRL	0: SW controlled by RG_VSIM2_EN 1: HW
7		VIBR_ON_CTRL	0: SW controlled by RG_VIBR_EN 1: HW

054E DIGLDO\_CO Digital LDO Control Register 45 0000  
N45

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									QI_VRF18_MODE							
Type									RO							
Reset									0							

Bit(s)	Mnemonic	Name	Description
7	QI_VRF18_MODE	QI_VRF18_MODE	

**0552**      DIGLDO\_CO      **Digital LDO Control Register 47**      **4000**  
N47

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VM_EN								QI_VM_MODE							
Type	RO								RO							
Reset	0								0							

Bit(s)	Mnemonic	Name	Description
15	QI_VM_EN	QI_VM_EN	
7	QI_VM_MODE	QI_VM_MODE	

**0556**      DIGLDO\_CO      **Digital LDO Control Register 49**      **4000**  
N49

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VIO18_EN								QI_VIO18_MODE							
Type	RO								RO							
Reset	0								0							

Bit(s)	Mnemonic	Name	Description
15	QI_VIO18_EN	QI_VIO18_EN	
7	QI_VIO18_MODE	QI_VIO18_MODE	

**055A**      DIGLDO\_CO      **Digital LDO Control Register 51**      **0000**  
N51

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VCA_MD_EN	RG_VCA_MD_EN							QI_VCA_MD_MODE						VCA_MD_LP_MODE_SET	VCA_MD_LP_SEL
Type	RO	RW							RO						RW	RW
Reset	0	0							0						0	0

Bit(s)	Mnemonic	Name	Description
15	QI_VCA MD_EN	QI_VCAMD_EN	
14	RG_VCA MD_EN	RG_VCAMD_EN	<b>Enable</b> 1: Enable 0: Disable
7	QI_VCA MD_MO DE	QI_VCAMD_MO DE	
1	VCAMD_ LP_MOD E_SET	VCAMD_LP_MO DE_SET	<b>Low power mode software setting</b> 0: Normal 1: Low power mode
0	VCAMD_ LP_SEL	VCAMD_LP_SEL	<b>Selects low power mode</b> 1: SRCLKEN 0: SW control

055C DIGLDO\_CO Digital LDO Control Register 52 0001  
N52

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RG_VCAMD_CAL					RG_VCAMD_VOSEL					VCAMD_ON_CTRL	
Type					RW					RW					RW	
Reset					0	0	0	0		0	0				0	

Bit(s)	Mnemonic	Name	Description
11:8	RG_VCA MD_CAL	RG_VCAMD_CAL	<b>Calibrates voltage</b> 4'b0000: 0mV 4'b0001: -20mV 4'b0010: -40mV 4'b0011: -60mV 4'b0100: -80mV 4'b0101: -100mV 4'b0110: -120mV 4'b0111: -140mV 4'b1000: +160mV 4'b1001: +140mV 4'b1010: +120mV 4'b1011: +100mV 4'b1100: +80mV 4'b1101: +60mV 4'b1110: +40mV 4'b1111: +20mV
6:5		RG_VCAMD_VOSEL	<b>Output selection signal</b> 2'b00: 1.2V 2'b01: 1.35V 2'b10: 1.5V 2'b11: 1.8V
1		VCAMD_ON_CTRL	0: SW control 1: HW

**055E**      **DIGLDO\_CO**      **Digital LDO Control Register 53**      **0000**  
**N53**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VCA M_IO_E N	RG_VCA M_IO_E N							QI_VCA M_IO_M ODE						VCA M_I O_L P_M ODE _SE T	VCA M_I O_L P_S EL
Type	RO	RW							RO						RW	RW
Reset	0	0							0						0	0

Bit(s)	Mnemonic	Name	Description
15	QI_VCA M_IO_E N	QI_VCAM_IO_E N	
14	RG_VCA M_IO_E N	RG_VCAM_IO_ EN	<b>Enable</b> 1: Enable 0: Disable
7	QI_VCA M_IO_M ODE	QI_VCAM_IO_M ODE	
1	VCAM_I O_LP_M ODE_SE T	VCAM_IO_LP_ MODE_SET	<b>Low power mode software setting</b> 0: Normal 1: Low power mode
0	VCAM_I O_LP_S EL	VCAM_IO_LP_S EL	<b>Selects low power mode</b> 1: SRCLKEN 0: SW control

**0560**      **DIGLDO\_CO**      **Digital LDO Control Register 54**      **0001**  
**N54**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RG_VCAM_IO_CAL									VCA M_I O_O N_C TRL		
Type					RW									RW		
Reset					0	0	0	0							0	

Bit(s)	Mnemonic	Name	Description
11:8	RG_VCA M_IO_C AL	RG_VCAM_IO_C AL	<b>Calibrates voltage</b> 4'b0000: 0mV 4'b0001: -20mV 4'b0010: -40mV 4'b0011: -60mV 4'b0100: -80mV 4'b0101: -100mV 4'b0110: -120mV 4'b0111: -140mV 4'b1000: +160mV



Bit(s)	Mnemonic	Name	Description
			4'b1001: +140mV 4'b1010: +120mV 4'b1011: +100mV 4'b1100: +80mV 4'b1101: +60mV 4'b1110: +40mV 4'b1111: +20mV
1		VCAM_IO_ON_CTRL	0: SW control 1: HW

**0600**      EFUSE CON      **EFUSE Control Register 0**      **0000**  
**0**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RG_EFUSE_ADDR				
Type												RW				
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
4:0	RG_EFUSE_ADDR	RG_EFUSE_ADDR	EFUSE address

**0602**      EFUSE CON      **EFUSE Control Register 1**      **0000**  
**1**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RG_EFUSE_PROG				
Type												RW				
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:0	RG_EFUSE_PROG	RG_EFUSE_PROG	Enables EFUSE program

**0604**      EFUSE CON      **EFUSE Control Register 2**      **0001**  
**2**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RG_EFUSE_EN
Type																RW
Reset																1

Bit(s)	Mnemonic	Name	Description
0	RG_EFUSE_EN	RG_EFUSE_EN	EFUSE macro enabling bit 0: Disable

Bit(s)	Mnemonic	Name	Description
			1: Enable

**0606**      EFUSE CON      **EFUSE Control Register 3**      **0000**  
**3**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_PKEY															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_PKE Y	RG_EFUSE_PKE Y	EFUSE program protect key

**0608**      EFUSE CON      **EFUSE Control Register 4**      **0000**  
**4**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RG_EFU SE_RD_ TRIG
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	RG_EFU SE_RD_ TRIG	RG_EFUSE_RD_ TRIG	EFUSE read trigger bit

**060A**      EFUSE CON      **EFUSE Control Register 5**      **0000**  
**5**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RG_RD_ RDY_ BY_ PASS		RG_SKIP_ EFUSE_ OUT		RG_EFU SE_PROG_ SARC
Type												RW		RW		RW
Reset												0		0		0

Bit(s)	Mnemonic	Name	Description
4	RG_RD_ RDY_ BY_ PASS	RG_RD_RDY_B YPASS	0: Read delay bypass off 1: Read delay bypass on
2	RG_SKIP	RG_SKIP_EFUS	0: Use EFUSE out

Bit(s)	Mnemonic	Name	Description
	<u>EFUSE</u> <u>_OUT</u>	E_OUT	1: Skip EFUSE out
0	<b>RG_EFU</b> <b>SE_PRO</b> <b>G_SRC</b>	RG_EFUSE_PRO G_SRC	0: From pad 1: From register

**060C**      EFUSE\_CON      **EFUSE Control Register 6**      **0000**  
**6**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														RG_EFU SE_BUS Y		RG_EFU SE_RD ACK
Type														RO		RO
Reset														0		0

Bit(s)	Mnemonic	Name	Description
2	<b>RG_EFU</b> <b>SE_BUS</b> <b>Y</b>	RG_EFUSE_BUS Y	0: EFUSE controller is idle. 1: EFUSE controller is busy.
0	<b>RG_EFU</b> <b>SE_RD_</b> <b>ACK</b>	RG_EFUSE_RD_ ACK	1: Read EFUSE done

**060E**      EFUSE\_VAL      **EFUSE val 0 15**      **0000**  
**0 15**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_VAL_0_15															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	<b>RG_EFU</b> <b>SE_VAL</b> <b>_0_15</b>	RG_EFUSE_VAL _0_15	

**0610**      EFUSE\_VAL      **EFUSE val 16 31**      **0000**  
**16 31**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_VAL_16_31															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	<b>RG_EFU</b> <b>SE_VAL</b> <b>_16_31</b>	RG_EFUSE_VAL _16_31	

Bit(s)	Mnemonic	Name	Description
		<u>16_31</u>	

**0612**      EFUSE VAL      EFUSE val 32 47      **0000**  
                 32 47

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_VAL_32_47															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_VAL	RG_EFUSE_VAL _32_47	
		<u>32_47</u>	

**0614**      EFUSE VAL      EFUSE val 48 63      **0000**  
                 48 63

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_VAL_48_63															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_VAL	RG_EFUSE_VAL _48_63	
		<u>48_63</u>	

**0616**      EFUSE VAL      EFUSE val 64 79      **0000**  
                 64 79

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_VAL_64_79															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_VAL	RG_EFUSE_VAL _64_79	
		<u>64_79</u>	

**0618**      EFUSE VAL      EFUSE val 80 95      **0000**  
                 80 95

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_VAL_80_95															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	<b>RG_EFU</b> <b>SE_VAL</b> <b>_80_95</b>	RG_EFUSE_VAL _80_95	

**061A**                    **EFUSE\_VAL**                    **EFUSE val 96 111**                    **0000**  
                                  **96 111**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RG_EFUSE_VAL_96_111</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	<b>RG_EFU</b> <b>SE_VAL</b> <b>_96_111</b>	RG_EFUSE_VAL _96_111	

**061C**                    **EFUSE\_VAL**                    **EFUSE val 112 127**                    **0000**  
                                  **112 127**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RG_EFUSE_VAL_112_127</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	<b>RG_EFU</b> <b>SE_VAL</b> <b>_112_127</b>	RG_EFUSE_VAL _112_127	

**061E**                    **EFUSE\_VAL**                    **EFUSE val 128 143**                    **0000**  
                                  **128 143**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RG_EFUSE_VAL_128_143</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	<b>RG_EFU</b> <b>SE_VAL</b> <b>_128_143</b> <b>3</b>	RG_EFUSE_VAL _128_143	

**0620**      EFUSE\_VAL      EFUSE val 144 159      **0000**  
144 159

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_VAL_144_159															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_VAL _144_159	RG_EFUSE_VAL _144_159	

**0622**      EFUSE\_VAL      EFUSE val 160 175      **0000**  
160 175

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_VAL_160_175															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_VAL _160_175	RG_EFUSE_VAL _160_175	

**0624**      EFUSE\_VAL      EFUSE val 176 191      **0000**  
176 191

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_VAL_176_191															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_VAL _176_191	RG_EFUSE_VAL _176_191	

**0626**      EFUSE\_DO      EFUSE dout 0 15      **0000**  
T o 15

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_DOUT_o_15															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_DO	RG_EFUSE_DO UT_o_15	

Bit(s)	Mnemonic	Name	Description
		T_0_15	

**0628**      EFUSE DOU      EFUSE dout 16 31      **0000**  
T 16 31

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_DOUT_16_31															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_DOU T_16_31	RG_EFUSE_DO UT_16_31	

**062A**      EFUSE DOU      EFUSE dout 32 47      **0000**  
T 32 47

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_DOUT_32_47															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_DOU T_32_47	RG_EFUSE_DO UT_32_47	

**062C**      EFUSE DOU      EFUSE dout 48 63      **0000**  
T 48 63

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_DOUT_48_63															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_DOU T_48_63	RG_EFUSE_DO UT_48_63	

**062E**      EFUSE DOU      EFUSE dout 64 79      **0000**  
T 64 79

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_DOUT_64_79															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	<b>RG_EFU</b> <b>SE_DOU</b> <b>T_64_79</b>	RG_EFUSE_DO UT_64_79	

**0630**      **EFUSE DOU**      **EFUSE dout 80 95**      **0000**  
**T 80 95**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RG_EFUSE_DOUT_80_95</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	<b>RG_EFU</b> <b>SE_DOU</b> <b>T_80_95</b>	RG_EFUSE_DO UT_80_95	

**0632**      **EFUSE DOU**      **EFUSE dout 111**      **0000**  
**T 96 111**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RG_EFUSE_DOUT_96_111</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	<b>RG_EFU</b> <b>SE_DOU</b> <b>T_96_111</b>	RG_EFUSE_DO UT_96_111	

**0634**      **EFUSE DOU**      **EFUSE dout 112 127**      **0000**  
**T 112 127**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RG_EFUSE_DOUT_112_127</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	<b>RG_EFU</b> <b>SE_DOU</b> <b>T_112_12</b> <b>7</b>	RG_EFUSE_DO UT_112_127	



**0636**      EFUSE DOU      EFUSE dout 128 143      **0000**  
T 128 143

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_DOUT_128_143															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_DOU T_128_1 43	RG_EFUSE_DO UT_128_143	

**0638**      EFUSE DOU      EFUSE dout 144 159      **0000**  
T 144 159

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_DOUT_144_159															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_DOU T_144_1 59	RG_EFUSE_DO UT_144_159	

**063A**      EFUSE DOU      EFUSE dout 160 175      **0000**  
T 160 175

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_DOUT_160_175															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_EFU SE_DOU T_160_1 75	RG_EFUSE_DO UT_160_175	

**063C**      EFUSE DOU      EFUSE dout 176 191      **0000**  
T 176 191

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_EFUSE_DOUT_176_191															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------



		ULL_CH S_EN	ULL_VC MSEL	ULL_VC M14_EN	ULL_VR EF24_EN	ULL_VA DC_DVREF_CAL	ULL_VA DC_DENB	ULL_VP WDB_A DC	ULL_VP WDB_P GA							
Type		RW	RW	RW	RW	RW	RW	RW	RW	RW						
Reset		1	1	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
14	RG_AUD ULL_CH S_EN	RG_AUDULL_C HS_EN	<b>Enables UplinkL chopper</b> 0: Disable CHS 1: Enable CHS
13	RG_AUD ULL_VC MSEL	RG_AUDULL_V CMSEL	<b>UplinkL Select 1.4V common mode voltage</b> 0: VCM = 1.41V 1: VCM = 1.36V
12	RG_AUD ULL_VC M14_EN	RG_AUDULL_V CM14_EN	<b>UplinkL Enable 1.4V common mode voltage</b> 0: Disable 1: Enable
11	RG_AUD ULL_VR EF24_EN	RG_AUDULL_V REF24_EN	<b>UplinkL Enable 2.4V differential reference</b> 0: Disable 1: Enable
10	RG_AUD ULL_VA DC_DVR EF_CAL	RG_AUDULL_V ADC_DVREF_CAL	<b>Calibrates UplinkL ADC Dither reference voltage</b> 1: +/- 0.373V 0: +/- 0.56V
9	RG_AUD ULL_VA DC_DEN B	RG_AUDULL_V ADC_DENB	<b>Enables UplinkL ADC dither</b> 1: Disable dither 0: Enable dither
8	RG_AUD ULL_VP WDB_A DC	RG_AUDULL_V PWDB_ADC	<b>UplinkL power down ADC</b> 1: Active 0: Power down
7	RG_AUD ULL_VP WDB_PG A	RG_AUDULL_V PWDB_PGA	<b>UplinkL power down PGA</b> 1: Active 0: Power down
6:4	RG_AUD ULL_VU PG	RG_AUDULL_V UPG	<b>Adjusts UplinkL PGA gain (6dB/step)</b> 000: -6dB 001: 0dB 010: +6dB 011: +12dB 100: +18dB 101: +24dB 110: N/A 111: N/A
3:0	RG_AUD ULL_VC FG	RG_AUDULL_V CFG	<b>UplinkL RG_VCFG[o]: Selects PGA input</b> 1: MIC1 0: MIC0 RG_VCFG[3:1]: N/A

0702      AUDTOP\_CO      AUDIO\_TOP Config Register 1      0100  
N1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						RG_AUDULR_V UPG			RG_AUDULR_VCFG					RG_AUDULL_VC ALI		
Type						RW			RW					RW		
Reset						0	0	1	0	0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
10:8	RG_AUD ULR_VU PG	RG_AUDULR_V UPG	<b>Adjusts UplinkR PGA gain (6dB/step)</b> 000: -6dB 001: 0dB 010: +6dB 011: +12dB 100: +18dB 101: +24dB 110: N/A 111: N/A
7:4	RG_AUD ULR_VC FG	RG_AUDULR_V CFG	<b>UplinkR RG_VCFG[o]: Selects PGA input</b> 1: MIC1 0: MIC0 RG_VCFG[3:1]: N/A
2:0	RG_AUD ULL_VC ALI	RG_AUDULL_V CALI	<b>UplinkL Voice Uplink bias current calibration bits</b> 000: 1X 001: 0.8X 010: 0.67X 011: 0.57X 100: 1.25X 101: 1.5X 110: 1.75X 111: 2X

0704 **AUDTOP\_CO** AUDIO\_TOP Config Register 2 00Co  
N2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RG_ AUD ULR _CH _S _E _N	RG_ AUD ULR _VC MSE _L	RG_ AUD ULR _VC M14 _EN	RG_ AUD ULR _VR _EF2 _4 _E _N	RG_ AUD ULR _VA _DC _DVR _EF _CAL	RG_ AUD ULR _VA _DC _DEN _B	RG_ AUD ULR _VP _WD _B _A _DC	RG_ AUD ULR _VP _WD _B _P _GA
Type									RW	RW	RW	RW	RW	RW	RW	RW
Reset									1	1	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7	RG_AUD ULR_CH S_EN	RG_AUDULR_C HS_EN	<b>Enables UplinkR choppere</b> 0: Disable CHS 1: Enable CHS
6	RG_AUD ULR_VC MSEL	RG_AUDULR_V CMSEL	<b>UplinkR Select 1.4V common mode voltage</b> 0: VCM = 1.41V 1: VCM = 1.36V
5	RG_AUD ULR_VC M14_EN	RG_AUDULR_V CM14_EN	<b>UplinkR Enable 1.4V common mode voltage</b> 0: Disable 1: Enable

Bit(s)	Mnemonic	Name	Description
4	RG_AUD ULR_VR EF24_EN	RG_AUDULR_V REF24_EN	<b>UplinkR Enable 2.4V differential reference</b> 0: Disable 1: Enable
3	RG_AUD ULR_VA DC_DVR EF_CAL	RG_AUDULR_V ADC_DVREF_CA L	<b>Calibrates UplinkR ADC Dither reference voltage</b> 1: +/- 0.373V 0: +/- 0.56V
2	RG_AUD ULR_VA DC_DEN B	RG_AUDULR_V ADC_DENB	<b>Enables UplinkR ADC dither</b> 1: Disable dither 0: Enable dither
1	RG_AUD ULR_VP WDB_A DC	RG_AUDULR_V PWDB_ADC	<b>UplinkR power down ADC</b> 1: Active 0: Power down
0	RG_AUD ULR_VP WDB_PG A	RG_AUDULR_V PWDB_PGA	<b>UplinkR power down PGA</b> 1: Active 0: Power down

0706 AUDTOP\_CO **AUDIO\_TOP Config Register 3** 0000  
N3

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														RG_AUDULR_V CALI		
Type														RW		
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2:0	RG_AUD ULR_VC ALI	RG_AUDULR_V CALI	<b>UplinkR Voice Uplink bias current calibration bits</b> 000: 1X 001: 0.8X 010: 0.67X 011: 0.57X 100: 1.25X 101: 1.5X 110: 1.75X 111: 2X

0708 AUDTOP\_CO **AUDIO\_TOP Config Register 4** 0000  
N4

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										RG_ AOU	RG_ AOU	RG_ ABI	RG_ ADA	RG_ ADA	RG_ AMU	RG_ AMU
Type										RW	RW	RW	RW	RW	RW	RW
Reset										0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
6	<b>RG_AOU TR_PWD B</b>	RG_AOUTR_PW DB	Powers down right channel output buffer
5	<b>RG_AOU TL_PWD B</b>	RG_AOUTL_PW DB	Powers down left channel output buffer
4	<b>RG_ABI AS_PWD B</b>	RG_ABIA_S_PWD B	Powers down bias circuit
3	<b>RG_ADA CR_PWD B</b>	RG_ADACR_PW DB	Powers down right channel
2	<b>RG_ADA CL_PWD B</b>	RG_ADACL_PW DB	Powers down left channel
1	<b>RG_AMU TEL</b>	RG_AMUTEL	Mutes left channel
0	<b>RG_AMU TER</b>	RG_AMUTER	Mutes right channel

**070A**      **AUDTOP\_CO**      **AUDIO\_TOP Config Register 5**      **1100**  
**N5**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>		RG_APGL				RG_APGR											
<b>Type</b>		RW				RW											
<b>Reset</b>		0	0	1		0	0	1									

Bit(s)	Mnemonic	Name	Description
14:12	<b>RG_APG L</b>	RG_APGL	Controls audio right channel amplifier gain
10:8	<b>RG_APG R</b>	RG_APGR	Controls audio left channel amplifier gain

**070C**      **AUDTOP\_CO**      **AUDIO\_TOP Config Register 6**      **1C32**  
**N6**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RG_AU DL_VRE F24_EN	RG_AVC MGE N_EN		RG_DEPO P_CURSEL			RG_DEP OP_VCM _EN	RG_ADEP OPX		RG_ADE POP X_EN			RG_AHF MO DE			
<b>Type</b>	RW	RW		RW			RW	RW		RW			RW			
<b>Reset</b>	0	0		1	1		0	0	0	0			0			

Bit(s)	Mnemonic	Name	Description
15	<b>RG_AUD DL_VRE F24_EN</b>	RG_AUDDL_VR EF24_EN	<b>Downlink Enable 2.4V differential reference</b> 0: Disable 1: Enable

Bit(s)	Mnemonic	Name	Description
14	<b>RG_AVC MGEN_EN</b>	RG_AVCMGEN_EN	<b>Enables audio 1.4V halfV buffer</b> 0: Disable 1: Enable
12:11	<b>RG_DEP OP_CUR SEL</b>	RG_DEPOP_CURSEL	<b>Selects depop charge/discharge current</b> 00: 10uA for 10uF cap. charge/discharge 01: 20uA for 22uF cap. charge/discharge 10: 30uA for 33uF cap. charge/discharge 11: 40uA for 47uF cap. charge/discharge
9	<b>RG_DEP OP_VCM _EN</b>	RG_DEPOP_VCM_EN	<b>Enables depop 1.4V common mode voltage</b> 0: Disable 1: Enable
8:7	<b>RG_ADE POPX</b>	RG_ADEPOPX	<b>Powers on depop removal circuit resistor calibration</b> 00: 500 Ohm 01: 250 Ohm 10: 125 Ohm 11: 62.5 Ohm
6	<b>RG_ADE POPX_EN</b>	RG_ADEPOPX_EN	<b>Powers on depop removal circuit</b> 0: Disable 1: Enable
3	<b>RG_AHF MODE</b>	RG_AHFMODE	<b>Enables handsfree mode</b> 0: Normal audio mode 1: Support handsfree mode

070E AUDTOP\_CO AUDIO\_TOP Config Register 7 0000  
N7

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			RG_HSO UTS TBE NH	RG_V2S PK	RG_VDE POP	RG_VBUF _BIAS		RG_VBU F_P WD B	RG_VDPG							
Type			RW	RW	RW	RW		RW	RW							
Reset			0	0	0	0	0	0	0	0	0	0				

Bit(s)	Mnemonic	Name	Description
13	<b>RG_HSO UTSTBE NH</b>	RG_HSOUTSTB_ENH	<b>Enables voice buffer output stability enhancement</b> 0: Enable 1: Disable
12	<b>RG_V2S PK</b>	RG_V2SPK	<b>Configures voice buffer output</b> 0: Connect to receiver 1: Connect to internal loud speaker
11	<b>RG_VDE POP</b>	RG_VDEPOP	<b>Enables anti-pop for buffer output</b> 0: Disable 1: Enable
10:9	<b>RG_VBU F_BIAS</b>	RG_VBUF_BIAS	<b>Controls voice BUF bias</b> 00: 3X 01: 4X 10: 1X 11: 2X
8	<b>RG_VBU F_PWDB</b>	RG_VBUF_PWDB	<b>Powers down voice BUF</b> 0: Power down

Bit(s)	Mnemonic	Name	Description
7:4	RG_VDPG	RG_VDPG	1: Active <b>Voice BUF Gain setting bit</b> 4'd0 ~ 4'd2: Prohibited 4'd3 ~ 4'd15: -22 + 2*N

**0710**      AUDTOP\_CO      **AUDIO\_TOP Config Register 8**      **0200**  
N8

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	RG_AUDSPAREVMIC				RG_AUDMICBIASVREF	RG_AUDDIGMICBIAS	RG_AUDDIGMICNDUTY	RG_AUDDIGMICPDUTY	RG_AUDPWDBMICBIAS	RG_AUDDIGMICEN							
Type	RW				RW	RW	RW	RW	RW	RW	RW						
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0			

Bit(s)	Mnemonic	Name	Description
15:12	RG_AUDSPAREVMIC	RG_AUDSPAREVMIC	<b>Spare control bits for AVDD25MIC voltage domain</b>
11:10	RG_AUDMICBIASVREF	RG_AUDMICBIASVREF	<b>Selects MIC bias output voltage</b> 0: 1.9V 01: 2.0V 10: 2.1V 11: 2.2V
9:8	RG_AUDDIGMICBIAS	RG_AUDDIGMICBIAS	<b>Controls digital microphone slew rate</b> 11>10>01>00
7:6	RG_AUDDIGMICNDUTY	RG_AUDDIGMICNDUTY	<b>Controls digital microphone negative duty</b>
5:4	RG_AUDDIGMICPDUTY	RG_AUDDIGMICPDUTY	<b>Controls digital microphone positive duty</b>
3	RG_AUDPWDBMICBIAS	RG_AUDPWDBMICBIAS	<b>Powers down MIC bias</b> 0: Power down 1: Power on
2	RG_AUDDIGMICEN	RG_AUDDIGMICEN	<b>Enables digital microphone</b> 0: Disable 1: Enable

**0712**      AUDTOP\_CO      **AUDIO\_TOP Config Register 9**      **0018**  
N9

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RG_VBIRX_ZCD_STATUS				RG_VBIRX_ZCD_HYSE	RG_VBIRX_ZCD_CALI	RG_VBIRX_ZCD_EN	





Bit(s)	Mnemonic	Name	Description
15	<b>RG_ADC</b> <b>_RDY_IS</b> <b>ENSE</b>	RG_ADC_RDY_I SENSE	<b>AUXADC channel 0 output data ready for ISENSE</b> 0: AUXADC data proceeding 1: AUXADC data ready
14:0	<b>RG_ADC</b> <b>_OUT_IS</b> <b>ENSE</b>	RG_ADC_OUT_I SENSE	<b>AUXADC channel 0 output data for ISENSE</b>

**0718**      **AUXADC A**      **AUXADC ADC Register 2**      **0000**  
**DC2**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RG_ADC _RDY_V CDT	RG_ADC_OUT_VCDT														
<b>Type</b>	RO	RO														
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	<b>RG_ADC</b> <b>_RDY_V</b> <b>CDT</b>	RG_ADC_RDY_ VCDT	<b>AUXADC channel 2 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
14:0	<b>RG_ADC</b> <b>_OUT_V</b> <b>CDT</b>	RG_ADC_OUT_ VCDT	<b>AUXADC channel 2 output data</b>

**071A**      **AUXADC A**      **AUXADC ADC Register 3**      **0000**  
**DC3**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	RG_ADC _RDY_B ATON1	RG_ADC_OUT_BATON1														
<b>Type</b>	RO	RO														
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	<b>RG_ADC</b> <b>_RDY_B</b> <b>ATON1</b>	RG_ADC_RDY_ BATON1	<b>AUXADC channel 3 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
14:0	<b>RG_ADC</b> <b>_OUT_B</b> <b>ATON1</b>	RG_ADC_OUT_ BATON1	<b>AUXADC channel 3 output data</b>

**071C**      AUXADC A      **AUXADC ADC Register 4**      **0000**  
DC4

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_ADC_RDY_THR_SENSE1	RG_ADC_OUT_THR_SENSE1														
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	RG_ADC_RDY_THR_SENSE1	RG_ADC_RDY_THR_SENSE1	AUXADC channel 4 output data ready for THR_SENSE1 0: AUXADC data proceeding 1: AUXADC data ready
14:0	RG_ADC_OUT_THR_SENSE1	RG_ADC_OUT_THR_SENSE1	AUXADC channel 4 output data for THR_SENSE1

**071E**      AUXADC A      **AUXADC ADC Register 5**      **0000**  
DC5

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_ADC_RDY_THR_SENSE2	RG_ADC_OUT_THR_SENSE2														
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	RG_ADC_RDY_THR_SENSE2	RG_ADC_RDY_THR_SENSE2	AUXADC channel 4 output data ready for THR_SENSE2 0: AUXADC data proceeding 1: AUXADC data ready
14:0	RG_ADC_OUT_THR_SENSE2	RG_ADC_OUT_THR_SENSE2	AUXADC channel 4 output data for THR_SENSE2

**0720**      AUXADC A      **AUXADC ADC Register 6**      **0000**  
DC6

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_ADC_RDY_BATON2	RG_ADC_OUT_BATON2														

	ATO N2																
Type	RO	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	RG_ADC_RDY_B ATON2	RG_ADC_RDY_ BATON2	<b>AUXADC channel 3 output data ready for BATON2</b> 0: AUXADC data proceeding 1: AUXADC data ready
14:0	RG_ADC_OUT_B ATON2	RG_ADC_OUT_ BATON2	<b>AUXADC channel 3 output data for BATON2</b>

**0722**      AUXADC A      **AUXADC ADC Register 7**      **0000**  
DC7

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_ADC_RDY_C H5	RG_ADC_OUT_CH5														
Type	RO	RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	RG_ADC_RDY_C H5	RG_ADC_RDY_ CH5	<b>AUXADC channel 5 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
14:0	RG_ADC_OUT_C H5	RG_ADC_OUT_ CH5	<b>AUXADC channel 5 output data</b>

**0724**      AUXADC A      **AUXADC ADC Register 8**      **0000**  
DC8

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_ADC_RDY_WAKEUP_PCHR	RG_ADC_OUT_WAKEUP_PCHR														
Type	RO	RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	RG_ADC_RDY_WAKEUP_PCHR	RG_ADC_RDY_ WAKEUP_PCHR	<b>AUXADC wakeup PCHR output data ready</b> 0: AUXADC wakeup PCHR data not ready 1: AUXADC wakeup PCHR data ready
14:0	RG_ADC_OUT_	RG_ADC_OUT_	<b>AUXADC wakeup PCHR output data</b>

Bit(s)	Mnemonic	Name	Description
	<u>OUT_W</u> <u>AKEUP_</u> <u>PCHR</u>	WAKEUP_PCHR	

**0726**      AUXADC A      **AUXADC ADC Register 9**      **0000**  
DC9

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_ADC_RDY_WAKEUP_SWCHR	RG_ADC_OUT_WAKEUP_SWCHR														
Type	RO	RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	RG_ADC_RDY_WAKEUP_SWCHR	RG_ADC_RDY_WAKEUP_SWCHR	<b>AUXADC wakeup SWCHR output data ready</b> 0: AUXADC wakeup SWCHR data not ready 1: AUXADC wakeup SWCHR data ready
14:0	RG_ADC_OUT_WAKEUP_SWCHR	RG_ADC_OUT_WAKEUP_SWCHR	<b>AUXADC wakeup SWCHR output data</b>

**0728**      AUXADC A      **AUXADC ADC Register 10**      **0000**  
DC10

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_ADC_RDY_LBAT				RG_ADC_OUT_LBAT											
Type	RO				RO											
Reset	0				0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	RG_ADC_RDY_LBAT	RG_ADC_RDY_LBAT	<b>AUXADC low battery output data ready</b> 0: AUXADC low battery data proceeding 1: AUXADC low battery data ready
11:0	RG_ADC_OUT_LBAT	RG_ADC_OUT_LBAT	<b>AUXADC low battery output data</b>

**072A**      AUXADC A      **AUXADC ADC Register 11**      **0000**  
DC11

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	RG_ADC_RDY_C_H6	RG_ADC_OUT_CH6															
Type	RO	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	RG_ADC_RDY_C_H6	RG_ADC_RDY_CH6	<b>AUXADC channel 6 output data ready</b> 0: AUXADC data proceeding 1: AUXADC data ready
14:0	RG_ADC_OUT_C_H6	RG_ADC_OUT_CH6	<b>AUXADC channel 6 output data</b>

**072C**      **AUXADC A**      **AUXADC ADC Register 12**      **0000**  
**DC12**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_ADC_RDY_G_PS															
Type	RO															
Reset	0															

Bit(s)	Mnemonic	Name	Description
15	RG_ADC_RDY_G_PS	RG_ADC_RDY_GPS	<b>AUXADC channel 7 output data ready for GPS</b> 0: AUXADC data proceeding 1: AUXADC data ready

**072E**      **AUXADC A**      **AUXADC ADC Register 13**      **0000**  
**DC13**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_ADC_OUT_GPS															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_ADC_OUT_G_PS	RG_ADC_OUT_GPS	AUXADC channel 7 output data for GPS

**0730**      **AUXADC A**      **AUXADC ADC Register 14**      **0000**  
**DC14**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_															

	ADC_OUT_GPS_LSB															
Type	RO															
Reset	0															

Bit(s)	Mnemonic	Name	Description
15	RG_ADC_OUT_GPS_LSB	RG_ADC_OUT_GPS_LSB	AUXADC channel 7 output data for GPS LSB

**0732**      AUXADC A      AUXADC ADC Register 15      **0000**  
DC15

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_ADC_OUT_MD															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_ADC_OUT_MD	RG_ADC_OUT_MD	AUXADC channel 7 output data for MD

**0738**      AUXADC A      AUXADC ADC Register 18      **0000**  
DC18

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_ADC_OUT_CIC_RAW_16_1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	RG_ADC_OUT_CIC_RAW_16_1	RG_ADC_OUT_CIC_RAW_16_1	cic raw data[16:1]

**073A**      AUXADC A      AUXADC ADC Register 19      **0000**  
DC19

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_ADC_BUSY															RG_ADC_OUT_CIC_RAW_16_1
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:1	<b>RG_ADC_BUSY</b>	RG_ADC_BUSY	15{adc_busy}, cic raw data[o]
0	<b>RG_ADC_OUT_CI_C_RAW_0</b>	RG_ADC_OUT_CI_C_RAW_0	15{adc_busy}, cic raw data[o]

**073C**      **AUXADC A**      **AUXADC ADC Register 20**      **0000**  
**DC20**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RG_ADC_OUT_RSV3</b>															
<b>Type</b>	RO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	<b>RG_ADC_OUT_RSV3</b>	RG_ADC_OUT_RSV3	

**074E**      **AUXADC C**      **AUXADC Control Register 6**      **8000**  
**ON6**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>RG_LBAT_VOLT_MIN</b>															
<b>Type</b>	RW															
<b>Reset</b>					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:0	<b>RG_LBAT_VOLT_MIN</b>	RG_LBAT_VOLT_MIN	Low battery detection voltage

**Module name: abbafe\_top Base address: (+0h)**

Address	Name	Width	Register function
0000	<b>ABB_AFE_CON0</b>	16	ABBAFE Top Enable
0002	<b>ABB_AFE_CON1</b>	16	ABBAFE Top Controls
0004	<b>ABB_AFE_CON2</b>	16	ABBAFE Top Muxs
0006	<b>ABB_AFE_CON3</b>	16	ABBAFE L-ch DC Compensation Value
0008	<b>ABB_AFE_CON4</b>	16	ABBAFE R-ch DC Compensation Value
0010	<b>ABB_AFE_CON8</b>	16	ABBAFE Sine Table Controls
0012	<b>ABB_AFE_CON9</b>	16	ABBAFE Digital MIC Controls
0014	<b>ABB_AFE_CON10</b>	16	ABBAFE DC Controls
0016	<b>ABB_AFE_CON11</b>	16	ABBAFE Inverse Enable Status



Address	Name	Width	Register function
0018	<u>ABB AFE STA0</u>	16	ABBAFE Status Register 0
001A	<u>ABB AFE STA1</u>	16	ABBAFE Status Register 1
001C	<u>ABB AFE STA2</u>	16	ABBAFE Status Register 2
002C	<u>AFE TOP CON0</u>	16	<b>AFE Top Control Register 0</b> Control register for loopback test
002E	<u>AFE MON DEBUG0</u>	16	AFE Test Monitor Output

0000      ABB AFE C      ABBAFE Top Enable      0000  
ON0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															ul_en	dl_en
Type															RW	RW
Reset															0	0

Bit(s)	Mnemonic	Name	Description
1		ul_en	<b>Enables Uplink turn-on</b> Sequence: 1. Read abbafe inverse stable register [0]. 2. Write this register. 3. Write inverse bit at inverse stable register[8].
0		dl_en	<b>Enables downlink turn-on</b> Sequence: 1. Read abbafe inverse stable register [0]. 2. Write this register. 3. Write inverse bit at inverse stable register[8].

0002      ABB AFE C      ABBAFE Top Controls      0000  
ON1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												ul_rate	dl_rate			
Type												RW	RW			
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
4		ul_rate	<b>Uplink SRC rate</b> 1'b0: SRC to 64K 1'b1: SRC to 96K Sequence: 1. Read abbafe inverse stable register [0]. 2. Write this register. 3. Write inverse bit at inverse stable register[8].
3:0		dl_rate	<b>DL 8X data rate</b> 4'd0: 8K X 8 4'd1: 11.025K X 8 4'd2: 12K X 8 4'd4: 16K X 8

Bit(s)	Mnemonic	Name	Description
			4'd5: 22.05K X 8 4'd6: 24K X 8 4'd8: 32K X 8 4'd9: 44.1K X 8 4'd10: 48K X 8 Sequence: 1. Read abbafe inverse stable register [0]. 2. Write this register. 3. Write inverse bit at inverse stable register[8].

0004      ABB AFE C      **ABBAFE Top Muxs**      0000  
ON2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					lch_mute	rch_mute		ul_lr_swap	dl_lr_swap	dl_r_eq_l	dl_l_inv	dl_tst_muxo	dl_ul_lpbk	ul_sine_on	dl_sine_on	ul_dl_lpbk
Type					RW	RW		RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset					0	0		0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11		lch_mute	Disables l channel output
10		rch_mute	Disables r channel output
8		ul_lr_swap	Swaps uplink analog mic LR data
7		dl_lr_swap	Swaps downlink LR data
6		dl_r_eq_l	Downlink R-ch data = L-ch data
5		dl_l_inv	Inverts downlink L-ch data
4		dl_tst_muxo	<b>Downlink test mode muxo</b> Data from A_func_din
3		dl_ul_lpbk	Loops back downlink data to uplink
2		ul_sine_on	Sine table output mux to ABBAFE uplink output
1		dl_sine_on	Sine table output mux to ABBAFE downlink input
0		ul_dl_lpbk	Loops back uplink data to downlink

0006      ABB AFE C      **ABBAFE L-ch DC Compensation Value**      0000  
ON3

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	lch_dccomp_val															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		lch_dccomp_val	L-ch DC compensation value. S0.15

**0008**      ABB\_AFE\_C      **ABBAFE R-ch DC Compensation Value**      **0000**  
ON4

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rch_dccomp_val															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		rch_dccomp_val	R-ch DC compensation value. So.15

**0010**      ABB\_AFE\_C      **ABBAFE Sine Table Controls**      **0000**  
ON8

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sine_on	sine_mode		sine_dl_en	sine_freq								sine_amp			
Type	RW	RW		RW	RW								RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15		sine_on	<b>Enables SINE table</b>
14:13		sine_mode	<b>Selects SINE table mode</b> 2'h0: Sine output 2'h1: Zero output
12		sine_dl_en	<b>SINE table base rate depends on downlink or uplink</b>
11:4		sine_freq	<b>Frequency setting of SRC sine table</b> Frequency = Sampling rate/64*FREQ_DIV
3:0		sine_amp	<b>SINE table amplitude</b> Amp = Full scale*(1/2)^SINE_AMP

**0012**      ABB\_AFE\_C      **ABBAFE Digital MIC Controls**      **0000**  
ON9

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	lch_phase			rch_phase			ck_p_hase	two_wire_en				dig_mic_en				d3p2_5m_sel
Type	RW			RW			RW	RW				RW				RW
Reset	0	0	0	0	0	0	0	0				0				0

Bit(s)	Mnemonic	Name	Description
15:13		lch_phase	<b>DMIC l-ch phase</b>
12:10		rch_phase	<b>DMIC r-ch phase</b>
9		ck_phase	<b>DMIC clock phase</b>
8		two_wire_en	0: One-wire 1: Two-wire
4		dig_mic_en	0: Enable analog mic 1: Enable digital mic

Bit(s)	Mnemonic	Name	Description
0		d3p25m_sel	0: 1.625M sample rate 1: 3.25M sample rate

**0014**      ABB AFE C      **ABBAFE DC Controls**      **0001**  
ON10

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																dcco mp_ en
Type																RW
Reset																1

Bit(s)	Mnemonic	Name	Description
0		dccomp_en	<b>Enables DC compensation</b> Sequence: 1. Read abbafe inverse stable register [1]. 2. Write this register. 3. Write inverse bit at inverse stable register[9].

**0016**      ABB AFE C      **ABBAFE Inverse Enable Status**      **0000**  
ON11

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							dc_s tatus	top_ ctrl_ status							dc_s tatus_ now	top_ ctrl_ status_ now
Type							RW	RW							RO	RO
Reset							0	0							0	0

Bit(s)	Mnemonic	Name	Description
9		dc_status	Inverse current bit to update DC value and DC controls
8		top_ctrl_status	Inverse current bit to update ABBAFE top control register values
1		dc_status_now	Current DC status
0		top_ctrl_status_now	Current top ctrl status

**0018**      ABB AFE S      **ABBAFE Status Register 0**      **0000**  
TA0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										dl_e n_ sta a	ul_e n_ sta a	ul_r ate_ sta	dl_rate_sta			
Type										RO	RO	RO	RO			
Reset										0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
6		dl_en_sta	Current downlink status
5		ul_en_sta	Current uplink status
4		ul_rate_sta	Current uplink rate status
3:0		dl_rate_sta	Current downlink rate status

**001A**      ABB AFE S      **ABBAFE Status Register 1**      **0000**  
TA1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	cur_lch_dc_val															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		cur_lch_dc_val	Current L-ch DC value

**001C**      ABB AFE S      **ABBAFE Status Register 2**      **0000**  
TA2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	cur_rch_dc_val															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		cur_rch_dc_val	Current R-ch DC value

**002C**      AFE TOP C      **AFE Top Control Register 0**      **0000**  
ON0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	loopback_test2	loopback_test1														
Type	RW	RW														
Reset	0	0														

Bit(s)	Mnemonic	Name	Description
15		loopback_test2	<b>Built-in loop-back test mode for up8x_txif_adc sources from 0 (analog input path) or from 1 (AP side)</b> 0: up8x_txif_adc normal path from cic input path 1: up8x_txif_adc loopback path from up8x_rxif (dac newif), i.e. sources from AP side.
14		loopback_test1	<b>Built-in loop-back test mode for up8x_rxif sources from 0 (normal input path from AP side) or from 1 (testing path from PMIC ADC side)</b> 0: up8x_rxif normal path from AP side

Bit(s)	Mnemonic	Name	Description
			1: up8x_rxif loopback path from up8x_txif_adc (adc newif), i.e. sources from pmic adc side.

002E      AFE\_MON      AFE Test Monitor Output      0000  
DEBUGo

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													audio_sys_top_mon_sel			
Type													RW			
Reset													0	0	0	0


Bit(s)	Mnemonic	Name	Description
3:0		audio_sys_top_mon_sel	Selects FT audio_sys_top monitor debugging output

## 4 Application Notes

### 4.1 Hardware External Shutdown

The following schematic illustrates the hardware external shut-down function for MT6350 to power down when the main chip software crashes.

- Short press PWRKEY or FCHR\_ENB
  - INT-> EINT -> software control
  - Power-down, sleep mode or the other functions
- Long press shut-down
  - Force power-off of PMU
  - 5/8/11/14 s with < 1% accuracy
  - External reset function with source from:
    - PWRKEY and FCHR\_ENB both pressed for long period of time
      - PWRKEY and FCHR\_ENB doesn't use same key
    - PWRKEY pressed for long period of time (Default)
    - FCHR\_ENB pressed for long period of time
- Re-start
  - Phone will re-power on if keep long press PWRKEY after system shutdown




**Figure 4-1. Hardware external shut-down function**

### 4.2 Configuration for Unused Buck Converter

The figure below shows the configuration for MT6350 VPA buck converter that is not used.

- Configuration for VPA not in use:
  - VBAT\_PA connect to VBAT; GND\_PA connect to GND
  - VPA & VPA\_FB: floating

- RG\_VPA\_EN = 0 & RG\_VPA\_NDIS\_EN = 1




**Figure 4-2. Configuration for unused DC/DC**



## 5 MT6350 Packaging

### 5.1 Package Dimensions



Item	Symbol	Common Dimensions		
		MIN.	NOM.	MAX.
Package Type		VFPGA		
Body Size	D	5.70	5.80	5.90
	E	5.70	5.80	5.90
Ball Pitch	eD	0.40		
	eE	0.40		
Total Thickness	A	-	-	1.00
Mold Thickness	A3	0.65 Ref.		
Substrate Thickness	A2	0.11 Ref.		
Substrate+Mold Thickness	A4	0.69	0.76	0.83
Ball Diameter		0.25		
Stand Off	A1	0.12	0.16	0.20
Ball Width	b	0.20	0.25	0.30
Package Edge Tolerance	ddd	0.05		
Mold Flatness	ccc	0.10		
Coplanarity	ddd	0.08		
Ball Offset (Package)	eee	0.15		
Ball Offset (Ball)	fff	0.05		
Ball Count	n	145		
Edge Ball Center to Center	D1	5.20		
	E1	5.20		