



NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor****P1203EEA**

PDFN 3x3P

Halogen-Free & Lead-Free

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30V	12mΩ	-40A



G : GATE
D : DRAIN
S : SOURCE

**ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current ²	I_D	$T_C = 25^\circ\text{C}$	A
		$T_C = 100^\circ\text{C}$	
		$T_A = 25^\circ\text{C}$	
		$T_A = 70^\circ\text{C}$	
Pulsed Drain Current ¹	I_{DM}	-95	
Avalanche Current	I_{AS}	45	
Avalanche Energy	E_{AS}	101	mJ
Power Dissipation	P_D	$T_C = 25^\circ\text{C}$	W
		$T_C = 100^\circ\text{C}$	
		$T_A = 25^\circ\text{C}$	
		$T_A = 70^\circ\text{C}$	
Operating Junction & Storage Temperature Range	T_j, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient ³	$R_{\theta JA}$		55	°C / W
	$R_{\theta JC}$		4	

¹Pulse width limited by maximum junction temperature.²Package limitation current is -30A³The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{C}$. The value in any given application depends on the user's specific board design.

NIKO-SEM

**P-Channel Logic Level Enhancement Mode
Field Effect Transistor** **P1203EEA**
PDFN 3x3P
Halogen-Free & Lead-Free







ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-30			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1	-1.5	-2.5	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±25V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -24V, V _{GS} = 0V			-1	
		V _{DS} = -20V, V _{GS} = 0V, T _J = 125 °C			-10	μA
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = -5V, V _{GS} = -10V	-95			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = -4.5V, I _D = -9A		13	19	
		V _{GS} = -10V, I _D = -12A		8.8	12	mΩ
Forward Transconductance ¹	g _f	V _{DS} = -5V, I _D = -12A		31		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = -15V, f = 1MHz		2760		
Output Capacitance	C _{oss}			437		
Reverse Transfer Capacitance	C _{rss}			395		pF
Gate Resistance	R _g	V _{GS} = 0V, V _{DS} = 0V, f = 1MHz		2.5		Ω
Total Gate Charge ²	Q _{g(VGS=10V)}	V _{DS} = -15V , I _D = -12A		64		
	Q _{g(VGS=4.5V)}			33		
Gate-Source Charge ²	Q _{gs}			10		nC
Gate-Drain Charge ²	Q _{gd}			16		
Turn-On Delay Time ²	t _{d(on)}	V _{DS} = -15V, I _D ≈ -12A, V _{GS} = -10V, R _{GS} = 6Ω		21		
Rise Time ²	t _r			25		
Turn-Off Delay Time ²	t _{d(off)}			100		
Fall Time ²	t _f			73		nS
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_J = 25 °C)						
Continuous Current ³	I _s				-40	A
Forward Voltage ¹	V _{SD}	I _F = -12A, V _{GS} = 0V			-1.2	V
Reverse Recovery Time	t _{rr}	I _F = -12A , dI _F /dt = 100 A / μS		21		nS
Reverse Recovery Charge	Q _{rr}			7		nC

¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.²Independent of operating temperature.³Package limitation current is -30A

NIKO-SEM

**P-Channel Logic Level Enhancement Mode
Field Effect Transistor P1203EEA**
PDFN 3x3P
Halogen-Free & Lead-Free



NIKO-SEM**P-Channel Logic Level Enhancement Mode
Field Effect Transistor P1203EEA
PDFN 3x3P
Halogen-Free & Lead-Free**